

# **DDR 14-Bit Registered Buffer**

### **Recommended Application:**

DDR Memory Modules


#### **Product Features:**

- Differential clock signal
- Meets SSTL\_2 signal data
- Supports SSTL\_2 class I & II specifications
- Low-voltage operation
   VDD = 2.3V to 2.7V
- 48 pin TSSOP package

## Truth Table<sup>1</sup>

	Q Outputs			
RESET#	CLK	CLK#	D	Q
L	X or Floating	X or Floating	X or Floating	L
Н	1	<b>\</b>	Н	Н
Н	1	<b>\</b>	L	L
Н	L or H	L or H	X	$Q_0^{(2)}$

# Pin Configuration




### 48-Pin TSSOP & TVSOP

6.10 mm. Body, 0.50 mm. pitch = TSSOP 4.40 mm. Body, 0.40 mm. pitch = TSSOP (TVSOP)

### **Notes:**

- 1. H = High Signal Level
  - L = Low Signal Level
  - ↑ = Transition LOW-to-HIGH
  - $\downarrow$  = Transition HIGH -to LOW
  - X = Irrelevant
- Output level before the indicated steady state input conditions were established.

### **Block Diagram**



# ICSSSTV16857C



# **General Description**

The 14-bit ICSSTV16857 is a universal bus driver designed for 2.3V to 2.7V VDD operation and SSTL\_2 I/O Levels except for the RESET# input which is LVCMOS.

Data flow from D to Q is controlled by the differential clock, CLK, CLK# and RESET#. Data is triggered on the positive edge of CLK. CLK# must be used to maintain noise margins. RESET# must be supported with LVCMOS levels as VREF may not be stable during power-up. RESET# is asynchronous and is intended for power-up only and when low assures that all of the registers reset to the Low State, Q outputs are low, and all input receivers, data and clock are switched off.

## **Pin Configuration**

PIN NUMBER	PIN NAME	ТҮРЕ	DESCRIPTION
24, 23, 20, 19, 18, 15, 14, 11, 10, 7, 6, 5, 2, 1	Q (14:1)	OUTPUT	Data output
3, 8, 13, 22, 27, 36, 46	GND	PWR	Ground
4, 9, 12, 16, 21	VDDQ	PWR	Output supply voltage
25, 26, 29, 30, 31, 32, 33, 40, 41, 42, 43, 44, 47, 48	D (14:1)	INPUT	Data input
38	CLK	INPUT	Positive clock input
39	CLK#	INPUT	Negative clock input
28, 37, 45	VDD	PWR	Core supply voltage
34	RESET#	INPUT	Reset (active low)
35	VREF	INPUT	Input reference voltage



# **Absolute Maximum Ratings**

Storage Temperature
Supply Voltage0.5 to 3.6V
Input Voltage <sup>1</sup> 0.5 to VDD +0.5
Output Voltage <sup>1,2</sup> 0.5 to VDDQ +0.5
Input Clamp Current
Output Clamp Current ±50mA
Continuous Output Current ±50mA
VDD, VDDQ or GND Current/Pin ±100mA
Package Thermal Impedance <sup>3</sup> 55°C/W

#### **Notes:**

- The input and output negative voltage ratings may be excluded if the input and output clamp ratings are observed.
   This current will flow only when the
- This current will flow only when the output is in the high state level V<sub>0</sub>>V<sub>DDO</sub>.
- V<sub>0</sub>>V<sub>DDQ</sub>.

  3. The package thermal impedance is calculated in accordance with JESD 51.

Stresses above those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These ratings are stress specifications only and functional operation of the device at these or any other conditions above those listed in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect product reliability.

**Recommended Operating Conditions** 

PARAMETER	DESCRIPTION		MIN	TYP	MAX	UNITS
$V_{\mathrm{DD}}$	Supply Voltage		2.3	2.5	2.7	
$V_{\mathrm{DDQ}}$	I/O Supply Voltage	***		2.5	2.7	
$V_{ m REF}$	Reference Voltage $V_{REF} = 0.5X$	$V_{\mathrm{DDQ}}$	1.15	1.25	1.35	
$V_{TT}$	Termination Voltage		V <sub>REF</sub> -0.04	$V_{REF}$	V <sub>REF</sub> -0.04	
$V_{\rm I}$	Input Voltage		0		$V_{ m DD}$	
$V_{\mathrm{IH}}$	DC Input High Voltage		$V_{REF} + 0.15$			
$V_{\mathrm{IH}}$	AC Input High Voltage	Data Inputa	$V_{REF} + 0.31$			
$V_{IL}$	DC Input Low Voltage	Data Inputs			$V_{REF}$ -0.15	V
$V_{IL}$	AC Input Low Voltage				$V_{REF}$ -0.31	
$V_{\mathrm{IH}}$	Input High Voltage Level	RESET#	1.7			
$V_{\rm IL}$	Input Low Voltage Level	KESE1#			0.7	
$V_{ICR}$	Common mode Input Range	CLK, CLK#	0.97		1.53	
$V_{\mathrm{ID}}$	Differential Input Voltage	CLK, CLK#	0.36			
V <sub>IX</sub>	Cross Point Voltage of Differential Clock Pair (V		$(V_{\rm DDO}/2)$ -0.2		$(V_{\rm DDQ}/2)$	
V IX			(V <sub>DDQ</sub> /2)-0.2		+0.2	
I <sub>OH</sub>	High-Level Output Current				-20	mA
$I_{OL}$	Low-Level Output Current	Low-Level Output Current			20	IIIA
$T_{A}$	Operating Free-Air Temperatur	e	0		70	°C

<sup>&</sup>lt;sup>1</sup>Guarenteed by design, not 100% tested in production.

# ICSSSTV16857C



### **Electrical Characteristics - DC**

 $T_A = 0 - 70^{\circ} \text{ C}$ ;  $V_{DD} = 2.5 \text{ V}$  +/-200mV,  $V_{DDQ}$ =2.5V 200mV; (unless otherwise stated)

SYMBOL	PARAMETERS	CONDITIONS	CONDITIONS		MIN	TYP	MAX	UNITS
$V_{IK}$		$I_I = -18mA$		2.3V			-1.2	
		$I_{OH} = -100 \mu A$		2.3V-2.7	VDD -0.2			
V <sub>OH</sub>		$I_{OH} = -16 \text{mA}$		2.3V	1.95			
17		$I_{OL} = 100 \mu A$		2.3-2.7V			0.2	V
V <sub>OL</sub>		$I_{OL} = 16 \text{mA}$		2.3V			0.35	
$I_{I}$	All Inputs	$V_I = V_{DD}$ or GND		2.7V			±5	μΑ
	Standby (Static)	RESET# = GND					0.01	μΑ
$I_{DD}$		$V_{\rm I} = V_{\rm IH~(AC\#)}$ or $V_{\rm IL~(AC)}$ ,						
	Operating (Static)	RESET# = $V_{DD}$					55	mA
		RESET# = $V_{DD}$ , $V_{I} = V_{IH(AC)}$						
	Dynamic operating	or V <sub>IL (AC)</sub> , CK and CK#						
	clock only	switching 50% duty cycle.					75	μΑ/clock MHz
		RESET# = $V_{DD}$ , $V_{I} = V_{IH(AC)}$	IO = 0	2.7V				
$I_{DDD}$		or V <sub>IL (AC)</sub> , CK and CK#					15	μA/ clock
	Dynamic Operating	switching 50% duty cycle.						MHz/data
	per each data input	One data input switching at						
		half clock frequency, 50%						
		duty cycle						
$r_{OH}$	Output High	$I_{OH} = -20 \text{mA}$		2.3-2.7V	7		20	W
$r_{OL}$	Output Low	$I_{OL} = 20 \text{mA}$		2.3-2.7V	7		20	W
	[r <sub>OH</sub> - r <sub>OL</sub> ] each							
r <sub>O(D)</sub>	separate bit	$I_0 = 20 \text{mA}, T_A = 25^{\circ} \text{ C}$	$I_{O} = 20 \text{ mA}, T_{A} = 25^{\circ} \text{ C}$				4	W
	Data Inputs	$V_{\rm I} = V_{\rm REF} \pm 310 \rm mV$			2.5		3.5	
$C_{i}$	CK and CK#	$V_{ICR} = 1.25V, V_{I(PP)} = 360mV$		2.5V	2.5		3.5	pF

#### Notes:

1 - Guaranteed by design, not 100% tested in production.



#### **Timing Requirements**

(over recommended operating free-air temperature range, unless otherwise noted)

SYMBOL	PARAMETERS	S		VDD=2.5±0.2V		
			MIN	TYP	MAX	
f <sub>clock</sub>	Clock frequency			133	200	MHz
t <sub>PD</sub>	Clock to output time		1.6	2	2.6	ns
t <sub>RST</sub>	Reset to output time		2.5	2.7	3.3	ns
t <sub>SL</sub>	Output slew rate		1	1.5	4	V/ns
	Setup time, fast slew rate 2,4	Data before CK↑ , CK#↓	0.75	0.018		ns
t <sub>SU</sub>	Setup time, slow slew rate 3, 4		0.9			ns
	Hold time, fast slew rate 2,4	Data after CK↑, CK#↓	0.75	0.145		ns
$T_h$	Hold time, slow slew rate 3, 4		0.9			ns

Notes:


- 1 Guaranteed by design, not 100% tested in production.
- 2 For data signal input slew rate ?1V/ns.
- 4 CLK, CLK# signals input slew rates are ?1V/ns.
- 3 For data signal input slew rate ?0.5V/ns and < 1V/ns.

### **Switching Characteristics**

(over recommended operating free-air temperature range, unless otherwise noted)

SYMBOL	From	То	\	VDD=2.5±0.2V		
	(Input)	(Output)	MIN	TYP	MAX	
f <sub>clock</sub>				133	200	MHz
t <sub>PD</sub>	CLK, CLK#	Q	1.6	2	2.6	ns
t <sub>ph1</sub>	RESET	Q	2.5	2.7	3.3	ns





Parameter Measurement Information ( $V_{DD} = 2.5V \pm 0.2V$ )

- Notes: 1. CL includes probe and jig capacitance.


  2. I<sub>DD</sub> tested with clock and data inputs held at V<sub>DD</sub> or GND, and Io = 0mA.

  3. All input pulses are supplied by generators having the following chareacteristics: PRR ≤10 MHz, Zo=50Ω, input slew rate = 1 V/ns ±20% (unless otherwise specified).
  - 4. The outputs are measured one at a time with one transition per measurement.

  - 5.  $V_{TT} = V_{REF} = V_{DDQ}/2$ 6.  $V_{IH} = V_{REF} + 310$ mV (ac voltage levels) for differential inputs.  $V_{IL} = V_{DD}$  for LVCMOS input. 7.  $V_{IL} = V_{REF} 310$ mV (ac voltage levels) for differential inputs.  $V_{IL} = GND$  for LVCMOS input.

  - 8.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$





6.10 mm. Body, 0.50 mm. pitch TSSOP (240 mil) (0.020 mil)

	In Millir	neters	In Inches		
SYMBOL	COMMON DIMENSIONS		COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α		1.20		.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.17	0.27	.007	.011	
С	0.09	0.20	.0035	.008	
D	SEE VAR	IATIONS	SEE VARIATIONS		
E	8.10 B	ASIC	0.319 BASIC		
E1	6.00	6.20	.236	.244	
е	0.50 B	ASIC	0.020 BASIC		
L	0.45	0.75	.018	.030	
N	SEE VARIATIONS		SEE VARIATIONS		
α	0°	8°	0°	8°	
aaa		0.10		.004	

#### 'ARIATIONS

N	D mm.		D (inch)	
	MIN	MAX	MIN	MAX
48	12.40	12.60	.488	.496

Reference Doc.: JEDEC Publication 95, MO-153


10-0039

# **Ordering Information**

ICSSSTV16857CyG-T

ICS, AV = Standard Device





	In Millimeters		In Inches		
SYMBOL	COMMON DIMENSIONS		COMMON DIMENSIONS		
	MIN	MAX	MIN	MAX	
Α		1.20		.047	
A1	0.05	0.15	.002	.006	
A2	0.80	1.05	.032	.041	
b	0.13	0.23	.005	.009	
С	0.09	0.20	.0035	.008	
D	SEE VA	RIATIONS	SEE VARIATIONS		
E	6.40	BASIC	0.252 BASIC		
E1	4.30	4.50	.169	.177	
е	0.40	BASIC	0.016 BASIC		
L	0.45	0.75	.018	.030	
N	SEE VARIATIONS		SEE VAR	IATIONS	
α	0°	8°	0°	8°	
aaa		0.08		.003	

#### **VARIATIONS**

NI	D	mm.	D (ir	nch)
N	MIN	MAX	MIN	MAX
48	9.60	9.80	.378	.386

Reference Doc.: JEDEC Publication 95, MO-153 10-0037

4.40 mm. Body, 0.40 mm. pitch TSSOP (173 mil) (16 mil)

# **Ordering Information**

ICSSSTV16857CyL-T



