

# CAT34C02 2-Kb I<sup>2</sup>C EEPROM for DDR2 DIMM Serial Presence Detect



## **FEATURES**

- Supports Standard and Fast I<sup>2</sup>C Protocol
- 1.7 V to 5.5 V Supply Voltage Range
- 16-Byte Page Write Buffer
- Hardware Write Protection for entire memory
- Software Write Protection for lower 128 Bytes
- Schmitt Triggers and Noise Suppression Filters on I<sup>2</sup>C Bus Inputs (SCL and SDA).
- Low power CMOS technology
- 1,000,000 program/erase cycles
- 100 year data retention
- RoHS-compliant packages
- Industrial temperature range

For Ordering Information details, see page 14.

## **PIN CONFIGURATION**

١

#### TSSOP (Y) TDFN (VP2)

A <sub>0</sub>	1	8	VCC
A <sub>1</sub>	2	7	WP
A <sub>2</sub>	3	6	SCL
Vss	4	5	SDA

For the location of Pin 1, please consult the corresponding package drawing.

# **PIN FUNCTIONS**

A <sub>0</sub> , A <sub>1</sub> , A <sub>2</sub>	Device Address Input
SDA	Serial Data Input/Output
SCL	Serial Clock Input
WP	Write Protect Input
V <sub>CC</sub>	Power Supply
V <sub>SS</sub>	Ground

# **DEVICE DESCRIPTION**

The CAT34C02 is a 2-Kb Serial CMOS EEPROM, internally organized as 16 pages of 16 bytes each, for a total of 256 bytes of 8 bits each.


It features a 16-byte page write buffer and supports both the Standard (100 kHz) as well as Fast (400 kHz)  $I^{2}C$  protocol.

Write operations can be inhibited by taking the WP pin High (this protects the entire memory) or by setting an internal Write Protect flag via Software command (this protects the lower half of the memory).

In addition to Permanent Software Write Protection, the CAT34C02 also features JEDEC compatible Reversible Software Write Protection for DDR2 Serial Presence Detect (SPD) applications operating over the 1.7 V to 3.6 V supply voltage range.

The CAT34C02 is fully backwards compatible with earlier DDR1 SPD applications operating over the 1.7 V to 5.5 V supply voltage range.

## FUNCTIONAL SYMBOL



\* Catalyst carries the I<sup>2</sup>C protocol under a license from the Philips Corporation.

© 2006 by Catalyst Semiconductor, Inc. Characteristics subject to change without notice



#### **ABSOLUTE MAXIMUM RATINGS\***

Storage Temperature	-65°C to +150°C
Voltage on Any Pin with Respect to Ground <sup>(1)</sup>	-0.5 V to +6.5 V

\* Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions outside of those listed in the operational sections of this specification is not implied. Exposure to any absolute maximum rating for extended periods may affect device performance and reliability.

#### **RELIABILITY CHARACTERISTICS**<sup>(2)</sup>

Symbol	Parameter	Min	Units
N <sub>END</sub> (*)	Endurance	1,000,000	Program/ Erase Cycles
T <sub>DR</sub>	Data Retention	100	Years

(\*) Page Mode,  $V_{CC} = 5 V$ ,  $25^{\circ}C$ 

#### D.C. OPERATING CHARACTERISTICS

 $V_{CC}$  = 1.7 V to 5.5 V,  $T_A$  = -40°C to 85°C, unless otherwise specified.

Symbol	Parameter	Test Conditions	Min	Мах	Units
I <sub>CC</sub>	Supply Current	Read or Write at 400 kHz		1	mA
I <sub>SB</sub>	Standby Current	All I/O Pins at GND or $V_{\rm CC}$		2	μA
١L	I/O Pin Leakage	Pin at GND or V <sub>CC</sub>		2	μA
V <sub>IL</sub>	Input Low Voltage		-0.5	V <sub>CC</sub> x 0.3	V
V <sub>IH</sub>	Input High Voltage		V <sub>CC</sub> x 0.7	V <sub>CC</sub> + 0.5	V
V <sub>OL1</sub>	Output Low Voltage	$V_{CC} > 2.5 \text{ V}, I_{OL} = 3.0 \text{ mA}$		0.4	V
V <sub>OL2</sub>	Output Low Voltage	$V_{CC} > 1.7 \text{ V}, I_{OL} = 1.0 \text{ mA}$		0.2	V

### PIN IMPEDANCE CHARACTERISTICS

 $T_A = 25^{\circ}C$ , f = 400 kHz,  $V_{CC} = 5 V$ 

Symbol	Parameter	Conditions	Min	Max	Units
C <sub>IN</sub> <sup>(2)</sup>	SDA I/O Pin Capacitance	$V_{IN} = 0 V$		8	рF
C <sub>IN</sub> <sup>(2)</sup>	Input Capacitance (other pins)	V <sub>IN</sub> = 0 V		6	pF
Z <sub>WPL</sub>	WP Input Low Impedance	V <sub>IN</sub> < 0.5 V	5	70	kΩ
I <sub>LWPH</sub>	WP Input High Leakage	$V_{\rm IN} > V_{\rm CC} \ge 0.7$		2	μA

Note:

(1) The DC input voltage on any pin should not be lower than -0.5 V or higher than  $V_{CC}$  + 0.5 V. During transitions, the voltage on any pin may undershoot to no less than -1.5 V or overshoot to no more than  $V_{CC}$  + 1.5 V, for periods of less than 20 ns.

(2) These parameters are tested initially and after a design or process change that affects the parameter according to appropriate AEC-Q100 and JEDEC test methods.



#### A.C. CHARACTERISTICS<sup>(1)</sup>

 $V_{CC}$  = 1.8 V to 5.5 V,  $T_A$  = -40°C to 85°C.

		Star	ndard	Fa		
Symbol	Parameter	Min	Max	Min	Max	Units
$F_{SCL}$	Clock Frequency		100		400	kHz
t <sub>HD:STA</sub>	START Condition Hold Time	4		0.6		μs
t <sub>LOW</sub>	Low Period of SCL Clock	4.7		1.3		μs
t <sub>HIGH</sub>	High Period of SCL Clock	4		0.6		μs
t <sub>SU:STA</sub>	START Condition Setup Time	4.7		0.6		μs
t <sub>HD:DAT</sub>	Data Hold Time	0		0		μs
t <sub>SU:DAT</sub>	Data Setup Time	250		100		ns
t <sub>R</sub>	SDA and SCL Rise Time		1000		300	ns
t <sub>F</sub> <sup>(2)</sup>	SDA and SCL Fall Time		300		300	ns
t <sub>SU:STO</sub>	STOP Condition Setup Time	4		0.6		μs
t <sub>BUF</sub>	Bus Free Time Between STOP and START	4.7		1.3		μs
t <sub>AA</sub>	SCL Low to SDA Data Out		3.5		0.9	μs
t <sub>DH</sub>	Data Out Hold Time	100		100		ns
$T_i^{(2)}$	Noise Pulse Filtered at SCL and SDA Inputs		100		100	ns
t <sub>SU:WP</sub>	WP Setup Time	0		0		μs
t <sub>HD:WP</sub>	WP Hold Time	2.5		2.5		μS
t <sub>WR</sub>	Write Cycle Time		5		5	ms
t <sub>PU</sub> <sup>(2, 3)</sup>	Power-up to Ready Mode		1		1	ms

3

Note:

(1) Test conditions according to "A.C. Test Conditions" table.

(2) Tested initially and after a design or process change that affects this paramete.

(3)  $t_{PU}$  is the delay between the time  $V_{CC}$  is stable and the device is ready to accept commands.

#### A.C. TEST CONDITIONS

Input Levels	$0.2V_{CC}$ to $0.8V_{CC}$
Input Rise and Fall Times	< = 50 ns
Input Reference Levels	0.3V <sub>CC</sub> , 0.7V <sub>CC</sub>
Output Reference Levels	0.5V <sub>CC</sub>
Output Load	Current Source: $I_{OL} = 3mA$ ; $C_L = 100pF$



# **POWER-ON RESET (POR)**

The CAT34C02 incorporates Power-On Reset (POR) circuitry which protects the internal logic against powering up in the wrong state.

The CAT34C02 will power up into Standby mode after  $V_{CC}$  exceeds the POR trigger level and will power down into Reset mode when  $V_{CC}$  drops below the POR trigger level. This bi-directional POR feature protects the device against 'brown-out' failure following a temporary loss of power.

# **PIN DESCRIPTION**

**SCL:** The Serial Clock input pin accepts the Serial Clock generated by the Master.

**SDA:** The Serial Data I/O pin receives input data and transmits data stored in EEPROM. In transmit mode, this pin is open drain. Data is acquired on the positive edge, and is delivered on the negative edge of SCL.

 $A_0$ ,  $A_1$  and  $A_2$ : The Address pins accept the device address. These pins have on-chip pull-down resistors.

**WP:** The Write Protect input pin inhibits all write operations, when pulled HIGH. This pin has an on-chip pull-down resistor.

# **FUNCTIONAL DESCRIPTION**

The CAT34C02 supports the Inter-Integrated Circuit ( $I^2C$ ) Bus data transmission protocol, which defines a device that sends data to the bus as a transmitter and a device receiving data as a receiver. Data flow is controlled by a Master device, which generates the serial clock and all START and STOP conditions. The CAT34C02 acts as a Slave device. Master and Slave alternate as either transmitter or receiver. Up to 8 devices may be connected to the bus as determined by the device address inputs A<sub>0</sub>, A<sub>1</sub>, and A<sub>2</sub>.

# I<sup>2</sup>C BUS PROTOCOL

The l<sup>2</sup>C bus consists of two 'wires', SCL and SDA. The two wires are connected to the  $V_{CC}$  supply via pull-up resistors. Master and Slave devices connect to the 2-wire bus via their respective SCL and SDA pins. The transmitting device pulls down the SDA line to 'transmit' a '0' and releases it to 'transmit' a '1'.

Data transfer may be initiated only when the bus is not busy (see A.C. Characteristics).

During data transfer, the SDA line must remain stable while the SCL line is HIGH. An SDA transition while SCL is HIGH will be interpreted as a START or STOP condition (Figure 1).

#### START

The START condition precedes all commands. It consists of a HIGH to LOW transition on SDA while SCL is HIGH. The START acts as a 'wake-up' call to all receivers. Absent a START, a Slave will not respond to commands.

#### STOP

The STOP condition completes all commands. It consists of a LOW to HIGH transition on SDA while SCL is HIGH. The STOP starts the internal Write cycle (when following a Write command) or sends the Slave into standby mode (when following a Read command).

#### **Device Addressing**


The Master initiates data transfer by creating a START condition on the bus. The Master then broadcasts an 8-bit serial Slave address. The first 4 bits of the Slave address are set to 1010, for normal Read/Write operations (Figure 2). The next 3 bits,  $A_2$ ,  $A_1$  and  $A_0$ , select one of 8 possible Slave devices. The last bit,  $R/\overline{W}$ , specifies whether a Read (1) or Write (0) operation is to be performed.

#### Acknowledge

After processing the Slave address, the Slave responds with an acknowledge (ACK) by pulling down the SDA line during the 9<sup>th</sup> clock cycle (Figure 3). The Slave will also acknowledge the byte address and every data byte presented in Write mode. In Read mode the Slave shifts out a data byte, and then releases the SDA line during the 9<sup>th</sup> clock cycle. If the Master acknowledges the data, then the Slave continues transmitting. The Master terminates the session by not acknowledging the last data byte (NoACK) and by sending a STOP to the Slave. Bus timing is illustrated in Figure 4.



#### Figure 1. Start/Stop Timing










Figure 3. Acknowledge Timing







# WRITE OPERATIONS

#### **Byte Write**

In Byte Write mode the Master sends a START, followed by Slave address, byte address and data to be written (Figure 5). The Slave acknowledges all 3 bytes, and the Master then follows up with a STOP, which in turn starts the internal Write operation (Figure 6). During internal Write, the Slave will not acknowledge any Read or Write request from the Master.

#### Page Write

The CAT34C02 contains 256 bytes of data, arranged in 16 pages of 16 bytes each. A page is selected by the 4 most significant bits of the address byte following the Slave address, while the 4 least significant bits point to the byte within the page. Up to 16 bytes can be written in one Write cycle (Figure 7).

The internal byte address counter is automatically incremented after each data byte is loaded. If the Master transmits more than 16 data bytes, then earlier bytes will be overwritten by later bytes in a 'wrap-around' fashion (within the selected page). The internal Write cycle starts immediately following the STOP.

#### Acknowledge Polling

Acknowledge polling can be used to determine if the CAT34C02 is busy writing or is ready to accept commands. Polling is implemented by interrogating the device with a 'Selective Read' command (see READ OPERATIONS).

The CAT34C02 will not acknowledge the Slave address, as long as internal Write is in progress.


# **DELIVERY STATE**

The CAT34C02 is shipped 'unprotected', i.e. neither SWP flag is set. The entire 2-Kb memory is erased, i.e. all bytes are FFh.







## Figure 5. Byte Write Timing













NOTE: IN THIS EXAMPLE n = XXXX 0000(B); X = 1 or 0





# **READ OPERATIONS**

#### Immediate Address Read

In standby mode, the CAT34C02 internal address counter points to the data byte immediately following the last byte accessed by a previous operation. If that 'previous' byte was the last byte in memory, then the address counter will point to the 1<sup>st</sup> memory byte, etc.

When, following a START, the CAT34C02 is presented with a Slave address containing a '1' in the  $R/\overline{W}$  bit position (Figure 9), it will acknowledge (ACK) in the 9<sup>th</sup> clock cycle, and will then transmit data being pointed at by the internal address counter. The Master can stop further transmission by issuing a NoACK, followed by a STOP condition.

#### **Selective Read**

The Read operation can also be started at an address different from the one stored in the internal address counter. The address counter can be initialized by performing a 'dummy' Write operation (Figure 10). Here the START is followed by the Slave address (with the  $R/\overline{W}$  bit set to '0') and the desired byte address. Instead of following up with data, the Master then issues a 2<sup>nd</sup> START, followed by the 'Immediate Address Read' sequence, as described earlier.

#### **Sequential Read**

If the Master acknowledges the 1<sup>st</sup> data byte transmitted by the CAT34C02, then the device will continue transmitting as long as each data byte is acknowledged by the Master (Figure 11). If the end of memory is reached during sequential Read, then the address counter will 'wrap-around' to the beginning of memory, etc. Sequential Read works with either 'Immediate Address Read' or 'Selective Read', the only difference being the starting byte address.





#### Figure 9. Immediate Address Read Timing




Figure 10. Selective Read Timing





Figure 11. Sequential Read Timing





# SOFTWARE WRITE PROTECTION

The lower half of memory (first 128 bytes) can be protected against Write requests by setting one of two Software Write Protection (SWP) flags.

The Permanent Software Write Protection (PSWP) flag can be set or read while all address pins are at regular CMOS levels (GND or V<sub>CC</sub>), whereas the very high voltage V<sub>HV</sub> must be present on address pin A<sub>0</sub> to set, clear or read the Reversible Software Write Protection (**RSWP**) flag. The D.C. OPERATING CONDITIONS for RSWP operations are shown in Table 1.

The SWP commands are listed in Table 2. All commands are preceded by a START and terminated with a STOP, following the ACK or NoACK from the CAT34C02. All SWP related Slave addresses use the pre-amble: 0110 (6h), instead of the regular 1010 (Ah) used for memory access. For **PSWP** commands, the three address pins can be at any logic level, whereas for **RSWP** commands the address pins must be at pre-assigned logic levels.  $V_{HV}$  is interpreted as logic '1'. The  $V_{HV}$  condition must be established on pin A<sub>0</sub> before the START and maintained just beyond the STOP. Otherwise an RSWP request could be interpreted by the CAT34C02 as a PSWP request.

The SWP Slave addresses follow the standard I<sup>2</sup>C convention, i.e. to read the state of the SWP flag, the LSB of the Slave address must be '1', and to set or clear a flag, it must be '0'. For Write commands a dummy byte address and dummy data byte must be provided (Figure 12). In contrast to a regular memory Read, a SWP Read does not return Data. Instead the CAT34C02 will respond with NoACK if the flag is set and with ACK if the flag is not set. Therefore, the Master can immediately follow up with a STOP, as there is no meaningful data following the ACK interval (Figure 13).


TABLE 1: RSWP D.C. OPERATING CONDITIONS<sup>(1)</sup>

#### Symbol Parameter **Test Conditions** Min Max Units A<sub>0</sub> Overdrive (V<sub>HV</sub> - V<sub>CC</sub>) 4.8 V $\Delta V_{HV}$ A<sub>0</sub> High Voltage Detector Current 0.1 mΑ I<sub>HVD</sub> $1.7 \text{ V} < \text{V}_{CC} < 3.6 \text{ V}$ A<sub>0</sub> Very High Voltage 7 10 V V<sub>HV</sub> 1 A<sub>0</sub> Input Current @ V<sub>HV</sub> $I_{HV}$ mΑ

(1) To prevent damaging the CAT34C02 while applying  $V_{HV}$ , it is strongly recommended to limit the power delivered to pin A<sub>0</sub>, by inserting a series resistor (> 1.5 k $\Omega$ ) between the supply and the input pin. The resistance is only limited by the combination of  $V_{HV}$  and maximum  $I_{HVD}$ . While the resistor can be omitted if  $V_{HV}$  is clamped well below 10 V, it nevertheless provides simple protection against EOS events. As an example:  $V_{CC} = 1.7 \text{ V}$ ,  $V_{HV} = 8 \text{ V}$ , 1.5 k $\Omega < R_S < 15 \text{ k}\Omega$ .

With the WP pin held HIGH, the entire memory, as well as the SWP flags are protected against Write operations, see Memory Protection Map below. If the WP pin is left floating or is grounded, it has no impact on the operation of the CAT34C02.

The state of the WP pin is strobed on the last falling edge of SCL immediately preceding the first data byte (Figure 8). If the WP pin is HIGH during the strobe interval, the CAT34C02 will not acknowledge the data byte and the Write request will be rejected.








Action	Con	trol Pi	n Leve	ls <sup>(1)</sup>	Flag S	state <sup>(2)</sup>	Sla	ve A	ddre	ess		АСК	Address	АСК	Data	АСК	Write
Action	WP	A <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	PSWP	RSWP	$b_7$ to $b_4$	$b_3$	b <sub>2</sub>	b <sub>1</sub>	b <sub>0</sub>	?	Byte	?	Byte	?	Cycle
	Х	<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	1	Х		<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	Х	No					
Set	GND	<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	0	х		<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	0	Yes	Х	Yes	Х	Yes	Yes
PSWP	V <sub>cc</sub>	<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	0	Х		<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	0	Yes	Х	Yes	Х	No	No
	Х	<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	0	Х		<b>A</b> <sub>2</sub>	<b>A</b> <sub>1</sub>	A <sub>0</sub>	1	Yes					
	Х	GND	GND	V <sub>HV</sub>	1	Х		0	0	1	Х	No					
0.4	Х	GND	GND	$V_{HV}$	0	1		0	0	1	Х	No					
Set RSWP	GND	GND	GND	V <sub>HV</sub>	0	0	0110	0	0	1	0	Yes	Х	Yes	Х	Yes	Yes
	V <sub>cc</sub>	GND	GND	$V_{HV}$	0	0		0	0	1	0	Yes	Х	Yes	Х	No	No
	Х	GND	GND	$V_{HV}$	0	0		0	0	1	1	Yes					
	Х	GND	$V_{cc}$	$V_{HV}$	1	Х		0	1	1	Х	No					
Clear	GND	GND	$V_{cc}$	V <sub>HV</sub>	0	Х		0	1	1	0	Yes	Х	Yes	Х	Yes	Yes
RSWP	V <sub>cc</sub>	GND	V <sub>cc</sub>	$\mathbf{V}_{HV}$	0	Х		0	1	1	0	Yes	Х	Yes	Х	No	No
	Х	GND	V <sub>cc</sub>	$V_{\rm HV}$	0	Х		0	1	1	1	Yes					

#### **Table 2. SWP Commands**


Note:

(1) Here  $A_2$ ,  $A_1$  and  $A_0$  are either at  $V_{CC}$  or GND. (2) 1 stands for 'Set', 0 stands for 'Not Set', X stands for 'don't care'.

#### Figure 12. Software Write Protect (Write)




#### Figure 13. Software Write Protect (Read)







## PACKAGE DIMENSIONS

# 8-LEAD TSSOP (Y)



PIN #1 IDENT.





SYMBOL	MIN	NOM	MAX		
A			1.20		
A1	0.05		0.15		
A2	0.80	0.90	1.05		
b	0.19		0.30		
С	0.09		0.20		
D	2.90	3.00	3.10		
E	6.30	6.4	6.50		
E1	4.30	4.40	4.50		
е	0.65 BSC				
L	0.50	0.60	0.75		
θ1	0.00		8.00		

For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


Notes:

2. Complies with JEDEC specification MO-153.

<sup>1.</sup> All dimensions are in millimeters.



# 8-PAD TDFN 2X3 PACKAGE (VP2)



For current Tape and Reel information, download the PDF file from: http://www.catsemi.com/documents/tapeandreel.pdf.


Notes:

- 1. All dimensions are in millimeters.
- 2. Complies with JEDEC specification MO-229.

TDFN2X3 (03).eps



## **ORDERING INFORMATION**




Notes:

- ((1) All packages are RoHS-compliant (Lead-free, Halogen-free)
- (2) The device used in the above example is a CAT34C02YI-GT3 (TSSOP, Industrial Temperature, NiPdAu, Tape & Reel)
- (3) For additional package and temperature options, please contact your nearest Catalyst Semiconductor Sales office.

# **PACKAGE MARKING**

#### 8-Lead TSSOP



 $\begin{array}{l} Y = \mbox{Production Year} \\ M = \mbox{Production Month} \\ G = \mbox{Die Revision} \\ 34C02 = \mbox{Device Code} \\ I = \mbox{Temperature Range} \\ F = \mbox{Lead Finish} \\ 4 = \mbox{NiPdAu} \\ 3 = \mbox{Matte-Tin} \end{array}$ 

Notes:

(1) The circle on the package marking indicates the location of Pin 1.

#### 8-Lead TDFN



- E A = Device Code (NiPdAu)
- E V = Device Code (Matte-Tin)
  - N = Traceability Code
  - Y = Production Year
  - M = Production Month



# **REVISION HISTORY**

Date	Revision	Comments
09/27/05	Α	Initial Issue
09/28/05	В	Update Features
		Update Absolute Maximum Ratings
		Update D.C. Operating Characteristics
		Update Pin Impedance Characteristics
		Update A.C. Characteristics
		Update I <sup>2</sup> C Bus Protocol - Power-On Reset (POR)
10/03/05	С	Update Power-On Reset (POR)
11/05/05	D	Update Ordering Information
		Add Tape and Reel Specifications
12/07/05	E	Update D.C. Operating Characteristics
		Update Pin Impedance Characteristics
12/21/05	F	Update D.C. Operating Characteristics
05/18/06	G	Update Ordering Information
05/22/06	Н	Update Pin Functions
		Update D.C. Operating Characteristics
		Update A.C. Characteristics
		Add A.C. Test Conditions
		Update Figure 3 and 4
		Update Software Write Protection
		Update Delivery State
		Add Table 1: RSWP D.C. Operating Conditions
		Update Package Marking
07/19/06		Add link to Tape and Reel
		Update Package Dimensions
		Update Package Marking



*Copyrights, Trademarks and Patents* Trademarks and registered trademarks of Catalyst Semiconductor include each of the following:

DPP ™ AE<sup>2</sup> ™ MiniPot<sup>™</sup>

Catalyst Semiconductor has been issued U.S. and foreign patents and has patent applications pending that protect its products.

CATALYST SEMICONDUCTOR MAKES NO WARRANTY, REPRESENTATION OR GUARANTEE, EXPRESS OR IMPLIED, REGARDING THE SUITABILITY OF ITS PRODUCTS FOR ANY PARTICULAR PURPOSE, NOR THAT THE USE OF ITS PRODUCTS WILL NOT INFRINGE ITS INTELLECTUAL PROPERTY RIGHTS OR THE RIGHTS OF THIRD PARTIES WITH RESPECT TO ANY PARTICULAR USE OR APPLICATION AND SPECIFICALLY DISCLAIMS ANY AND ALL LIABILITY ARISING OUT OF ANY SUCH USE OR APPLICATION, INCLUDING BUT NOT LIMITED TO, CONSEQUENTIAL OR INCIDENTAL DAMAGES.

Catalyst Semiconductor products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Catalyst Semiconductor product could create a situation where personal injury or death may occur.

Catalyst Semiconductor reserves the right to make changes to or discontinue any product or service described herein without notice. Products with data sheets labeled "Advance Information" or "Preliminary" and other products described herein may not be in production or offered for sale.

Catalyst Semiconductor advises customers to obtain the current version of the relevant product information before placing orders. Circuit diagrams illustrate typical semiconductor applications and may not be complete.



Catalyst Semiconductor, Inc. Corporate Headquarters 1250 Borregas Avenue Sunnyvale, CA 94089 Phone: 408.542.1000 Fax: 408.542.1200 www.catsemi.com

Publication #: 1095 Revison: I Issue date: 07/19/06