


PHASE NOISE (1 Hz BW, typical)



FEATURES
• Frequency Range: 163.84 - 163.84 MHz
• Step Size: 80 KHz
• CPLL - Style Package
APPLICATIONS
• Telecommunications
• Satellite
• Telemetry



PERFORMANCE SPECIFICATIONS	VALUE	UNITS
Frequency Range	163.84 - 163.84	MHz
Phase Noise @ 10 kHz offset (1 Hz BW, typ.)	-102	dBc/Hz
Harmonic Suppression (2nd, typ.)	-10	dBc
Sideband Spurs (typ.)	-70	dBc
Power Output	0±3	dBm
Load Impedance	50	Ω
Step Size	80	kHz
Charge Pump Output Current	1250	μ A
Switching Speed (typ., adjacent channel)	3	mSec
Startup Lock Time (typ.)	5	mSec
Operating Temperature Range	-40 to 85	$^{\circ}$ C
Package Style	CPLL	
POWER SUPPLY REQUIREMENTS		
Supply Voltage (Vcc, nom.)	3	Vdc
Supply Current (Icc, typ.)	21	mA

All specifications are typical unless otherwise noted and subject to change without notice.

APPLICATION NOTES
• AN-107 : How to Solder Z-COMM VCOs / PLLs
• AN-202 : PLL Functional Description

NOTES:

Reference Oscillator Signal: $5 \text{ MHz} < f_{\text{osc}} < 100 \text{ MHz}$
 Frequency Synthesizer: Analog Devices - ADF4001



PHYSICAL DIMENSIONS

