

Low Voltage 1.15 V to 5.5 V, 8-Channel Bidirectional Logic Level Translator

ADG3300

FEATURES

Bidirectional level translation Operates from 1.15 V to 5.5 V Low quiescent current <1 μ A No direction pin

APPLICATIONS

Low voltage ASIC level translation Smart card readers Cell phones and cell phone cradles Portable communications devices Telecommunications equipment Network switches and routers Storage systems (SAN/NAS) Computing/server applications GPS Portable POS systems Low cost serial interfaces

GENERAL DESCRIPTION

The ADG3300 is a bidirectional logic level translator that contains eight bidirectional channels. It can be used in multivoltage digital system applications such as data transfer between a low voltage DSP/controller and a higher voltage device. The internal architecture allows the device to perform bidirectional logic level translation without an additional signal to set the direction of the translation.

The voltage applied to $V_{\rm CCA}$ sets the logic levels on the A side of the device, while $V_{\rm CCY}$ sets the levels on the Y side. For proper operation, $V_{\rm CCA}$ must always be less than $V_{\rm CCY}$. The $V_{\rm CCA}$ -compatible logic signals applied to the A side of the device appear as $V_{\rm CCY}$ -compatible levels on the Y side. Similarly, $V_{\rm CCY}$ -compatible logic levels applied to the Y side of the device appear as $V_{\rm CCA}$ -compatible logic levels on the A side.

The enable pin provides three-state operation of the Y side pins. When the enable pin (EN) is pulled low, the A1 to A8 pins are

FUNCTIONAL BLOCK DIAGRAM




Figure 1.

internally pulled down by 6 k Ω resistors, while the Y terminals are in the high impedance state. The EN pin is referred to V_{CCA} supply voltage and driven high for normal operation.

The ADG3300 is available in a compact 20-lead TSSOP package, and it is guaranteed to operate over the 1.15 V to 5.5 V supply voltage range and extended -40° C to $+85^{\circ}$ C temperature range.

PRODUCT HIGHLIGHTS

- Bidirectional level translation.
- 2. Fully guaranteed over the 1.15 V to 5.5 V supply range.
- 3. No direction pin.
- 4. 20-lead TSSOP package.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

TABLE OF CONTENTS

Specifications	3
Absolute Maximum Ratings	6
ESD Caution	6
Pin Configuration and Function Descriptions	7
Typical Performance Characteristics	8
Test Circuits	12
Terminology	14
Theory of Operation	15
Level Translator Architecture	15

Input Driving Requirements	15
Output Load Requirements	15
Enable Operation	15
Power Supplies	15
Data Rate	16
Applications	17
Layout Guidelines	17
Outline Dimensions	18
Ordering Guide	18

REVISION HISTORY

4/05—Revision 0: Initial Version

SPECIFICATIONS1

 $V_{\text{CCY}} = 1.65 \ V \ \text{to} \ 5.5 \ V, \\ V_{\text{CCA}} = 1.15 \ V \ \text{to} \ V_{\text{CCY}}, \\ GND = 0 \ V. \ All \ specifications \ T_{\text{MIN}} \ \text{to} \ T_{\text{MAX}}, \\ unless \ \text{otherwise} \ \text{noted}.$

Table 1

Table 1.	C1 1	C	B4:	T ?		11 **
Parameter	Symbol	Conditions	Min	Typ ²	Max	Unit
LOGIC INPUTS/OUTPUTS						
A Side	,,	N 45W	.,			.,
Input High Voltage ³	V _{IHA}	$V_{CCA} = 1.15 \text{ V}$	V _{CCA} - 0.3			V
	V _{IHA}	$V_{CCA} = 1.2 \text{ V to } 5.5 \text{ V}$	V _{CCA} – 0.4			V
Input Low Voltage ³	V _{ILA}	., .,			0.4	V
Output High Voltage	V _{OHA}	$V_Y = V_{CCY}$, $I_{OH} = 20 \mu A$, Figure 27	$V_{CCA} - 0.4$			V
Output Low Voltage	V _{OLA}	$V_Y = 0 \text{ V, } I_{OL} = 20 \mu\text{A, Figure 27}$			0.4	V
Three-State Pull-Down Resistance	$R_{A,HiZ}$	EN = 0	4.2	6	8.4	kΩ
Y Side	1					
Input Low Voltage ³	V _{IHY}		$V_{CCY} - 0.4$			V
Input High Voltage ³	VILY				0.4	V
Output High Voltage	V _{OHY}	$V_A = V_{CCA}$, $I_{OH} = 20 \mu A$, Figure 28	$V_{CCY} - 0.4$			V
Output Low Voltage	V _{OLY}	$V_A = 0 \text{ V}$, $I_{OL} = 20 \mu\text{A}$, Figure 28			0.4	V
Capacitance ³	C _Y	f = 1 MHz, EN = 0, Figure 31		6		pF
Leakage Current	I _{LY, Hi} Z	$V_Y = 0 \text{ V/V}_{CCY}$, EN = 0, Figure 29			±1	μΑ
Enable (EN)						
Input High Voltage ³	VIHEN	$V_{CCA} = 1.15 V$	$V_{CCA} - 0.3$			V
	VIHEN	$V_{CCA} = 1.2 \text{ V to } 5.5 \text{ V}$	$V_{CCA} - 0.4$			V
Input Low Voltage ³	VILEN				0.4	V
Leakage Current	I _{LEN}	$V_{EN} = 0 \text{ V/V}_{CCA}$, $V_A = 0 \text{ V}$, Figure 30			±1	μΑ
Capacitance ³	C _{EN}			3		рF
Enable Time ³	t _{EN}	$R_S = R_T = 50~\Omega, V_A = 0~V/V_{CCA}~(A~Y), \label{eq:RS}$ Figure 32		1	1.8	μs
WITCHING CHARACTERISTICS ³						
$3.3 \text{ V} \pm 0.3 \text{ V} \leq V_{\text{CCA}} \leq V_{\text{CCY}}, V_{\text{CCY}} = 5 \text{ V} \pm 0.5 \text{ V}$						
A Y Level Translation		$R_S = R_T = 50 \Omega$, $C_L = 50 pF$, Figure 33				
Propagation Delay	t _{P, A-Y}			6	10	ns
Rise Time	t _{R, A-Y}			2	3.5	ns
Fall Time	t _{F, A-Y}			2	3.5	ns
Maximum Data Rate	D _{MAX, A-Y}		50			Mbp
Channel-to-Channel Skew	t _{SKEW, A-Y}			2	4	ns
Part-to-Part Skew	tppskew, A-Y				3	ns
Y A Level Translation		$R_S = R_T = 50 \Omega$, $C_L = 15 pF$, Figure 34				
Propagation Delay	t _{P, Y-A}	να συ ε., σεο μ., ν. gσυ .		4	7	ns
Rise Time	1.			1	3	
	TR, Y-A					ns
Fall Time	t _{F, Y-A}		50	3	7	ns Mbr
Maximum Data Rate	D _{MAX, Y-A}		50	2	2.5	Mbp
Channel-to-Channel Skew	tskew, y-A			2	3.5	ns
Part-to-Part Skew	t _{PPSKEW, Y-A}				2	ns
$1.8 \text{ V} \pm 0.15 \text{ V} \le V_{\text{CCA}} \le V_{\text{CCY}}, V_{\text{CCY}} = 3.3 \text{ V} \pm 0.3 \text{ V}$		D D 500 5 50 5 51				
A Y Translation		$R_S = R_T = 50 \Omega$, $C_L = 50 pF$, Figure 33				
Propagation Delay	t _{P, A-Y}			8	11	ns
Rise Time	t _{R, A-Y}			2	5	ns
Fall Time	t _{F, A-Y}			2	5	ns
Maximum Data Rate	D _{MAX} , A-Y		50			Mbp
Channel-to-Channel Skew	t _{SKEW, A-Y}			2	4	ns
Part-to-Part Skew	t PPSKEW, A-Y				4 ıw.Data	ns

rameter	Symbol	Conditions	Min	Typ²	Max	Unit
Y A Translation		$R_S = R_T = 50 \Omega$, $C_L = 15 pF$, Figure 34				
Propagation Delay	t _{P, Y-A}			5	8	ns
Rise Time	t _{R, Y-A}			2	3.5	ns
Fall Time	t _{F, Y-A}			2	3.5	ns
Maximum Data Rate	D _{MAX, Y-A}		50			Mbps
Channel-to-Channel Skew	t _{SKEW, Y-A}			2	3	ns
Part-to-Part Skew	tppskew, y-A				3	ns
1.15 V to 1.3 V \leq V _{CCA} \leq V _{CCY} , V _{CCY} = 3.3 V \pm 0.3 V						
A Y Translation		$R_S = R_T = 50 \Omega$, $C_L = 50 pF$, Figure 33				
Propagation Delay	t _{P, A-Y}			9	18	ns
Rise Time	t _{R, A-Y}			3	5	ns
Fall Time	t _{F, A-Y}			2	5	ns
Maximum Data Rate	D _{MAX, A-Y}		40			Mbps
Channel-to-Channel Skew	tskew, A-Y			2	5	ns
Part-to-Part Skew	tppskew, A-Y				10	ns
Y A Translation		$R_S = R_T = 50 \Omega$, $C_L = 15 pF$, Figure 34				
Propagation Delay	t _{P, Y-A}			5	9	ns
Rise Time	t _{R, Y-A}			2	4	ns
Fall Time	t _{F, Y-A}			2	4	ns
Maximum Data Rate	D _{MAX, Y-A}		40			Mbps
Channel-to-Channel Skew	tskew, y-A			2	4	ns
Part-to-Part Skew	tppskew, y-a				4	ns
1.15 V to 1.3 V \leq V _{CCA} \leq V _{CCY} , V _{CCY} = 1.8 V \pm 0.3 V						
A Y Translation		$R_S = R_T = 50 \Omega$, $C_L = 50 pF$, Figure 33				
Propagation Delay	t _{P, A-Y}			12	25	ns
Rise Time	t _{R, A-Y}			7	12	ns
Fall Time	t _{F, A-Y}			3	5	ns
Maximum Data Rate	D _{MAX, A-Y}		25			Mbps
Channel-to-Channel Skew	t _{SKEW, A-Y}			2	5	ns
Part-to-Part Skew	t _{PPSKEW, A-Y}				15	ns
Y A Translation		$R_S = R_T = 50 \Omega$, $C_L = 15 pF$, Figure 34				
Propagation Delay	t _{P, Y-A}			14	35	ns
Rise Time	t _{R, Y-A}			5	16	ns
Fall Time	t _{F, Y-A}			2.5	6.5	ns
Maximum Data Rate	D _{MAX, Y-A}		25			Mbps
Channel-to-Channel Skew	t _{SKEW, Y-A}			3	6.5	ns
Part-to-Part Skew	t _{PPSKEW, Y-A}			-	23.5	ns
$2.5 \text{ V} \pm 0.2 \text{ V} \leq \text{V}_{\text{CCA}} \leq \text{V}_{\text{CCY}}, \text{V}_{\text{CCY}} = 3.3 \text{ V} \pm 0.3 \text{ V}$						
A Y Translation		$R_S = R_T = 50 \Omega$, $C_L = 50 pF$, Figure 33				
Propagation Delay	t _{P, A-Y}	, - , , , , ,		7	10	ns
Rise Time	t _{R, A-Y}			2.5	4	ns
Fall Time	t _{F, A-Y}			2.3	5	ns
Maximum Data Rate	D _{MAX, A-Y}		60	_	-	Mbps
Channel-to-Channel Skew	tskew, A-Y			1.5	2	ns
Part-to-Part Skew	tppskew, A-Y				4	ns
Y A Translation	FIT SILEW, A⁻1	$R_S = R_T = 50 \Omega$, $C_L = 15 pF$, Figure 34			•	
Propagation Delay	t _{P, Y-A}			5	8	ns
Rise Time	t _{R, Y-A}			1	4	ns
Fall Time	t _{F, Y-A}			3	5	ns
Maximum Data Rate	D _{MAX, Y-A}		60	-	-	Mbps
Channel-to-Channel Skew	t _{SKEW, Y-A}			2	3	ns
Part-to-Part Skew	tppskew, y-A					Danka Shee

Parameter	Symbol	Conditions	Min	Typ ²	Max	Unit
POWER REQUIREMENTS						
Power Supply Voltages	V _{CCA}	V _{CCA} ≤ V _{CCY}	1.15		5.5	V
	V _{CCY}		1.65		5.5	V
Quiescent Power Supply Current	Icca	$V_A = 0 \text{ V/V}_{CCA}, V_Y = 0 \text{ V/V}_{CCY}, \\ V_{CCA} = V_{CCY} = 5.5 \text{ V, EN} = 1$		0.17	5	μΑ
	Іссу	$V_A = 0 \text{ V/V}_{CCA}, V_Y = 0 \text{ V/V}_{CCY},$ $V_{CCA} = V_{CCY} = 5.5 \text{ V, EN} = 1$		0.27	5	μΑ
Three-State Mode Power Supply Current	I _{HiZA}	$V_{CCA} = V_{CCY} = 5.5 \text{ V, EN} = 0$		0.1	5	μΑ
	I _{HiZY}	$V_{CCA} = V_{CCY} = 5.5 \text{ V, EN} = 0$		0.1	5	μΑ

 $^{^1}$ Temperature range is a follows: B version: -40°C to +85°C. 2 All typical values are at $T_A=25^{\circ}\text{C}$, unless otherwise noted. 3 Guaranteed by design; not subject to production test.

ABSOLUTE MAXIMUM RATINGS

 $T_A = 25$ °C, unless otherwise noted.

Table 2.

Table 2.	
Parameter	Rating
V _{CCA} to GND	−0.3 V to +7 V
V _{CCY} to GND	V _{CCA} to +7 V
Digtal Inputs (A)	$-0.3 \text{ V to } (V_{CCA} + 0.3 \text{ V})$
Digtal Inputs (Y)	$-0.3 \text{ V to } (V_{CCY} + 0.3 \text{ V})$
EN to GND	−0.3 V to +7 V
Operating Temperature Range	
Industrial (B Version)	−40°C to +85°C
Storage Temperature Range	−65°C to +150°C
Junction Temperature	150°C
θ_{JA} Thermal Impedance (4-Layer Board)	
20-Lead TSSOP	78°C/W
Lead Temperature, Soldering (10 sec)	300°C
IR Reflow, Peak Temperature (<20 sec)	260°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability. Only one absolute maximum rating may be applied at any one time.

ESD CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although this product features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



PIN CONFIGURATION AND FUNCTION DESCRIPTIONS




Figure 2. Pin Configuration

Table 3. Pin Function Descriptions

Pin. No.	Mnemonic	Description
1	A1	Input/Output A1. Referenced to V _{CCA} .
2	V _{CCA}	Power Supply Voltage Input for the A1 to A8 I/O pins (1.15 V \leq V _{CCA} $<$ V _{CCY}).
3	A2	Input/Output A2. Referenced to V _{CCA} .
4	A3	Input/Output A3. Referenced to V _{CCA} .
5	A4	Input/Output A4. Referenced to V _{CCA} .
6	A5	Input/Output A5. Referenced to V _{CCA} .
7	A6	Input/Output A6. Referenced to V _{CCA} .
8	A7	Input/Output A7. Referenced to V _{CCA} .
9	A8	Input/Output A8. Referenced to V _{CCA} .
10	EN	Active High Enable Input.
11	GND	Ground.
12	Y8	Input/Output Y8. Referenced to V _{CCY} .
13	Y7	Input/Output Y7. Referenced to V _{CCY} .
14	Y6	Input/Output Y6. Referenced to V _{CCY} .
15	Y5	Input/Output Y5. Referenced to V _{CCY} .
16	Y4	Input/Output Y4. Referenced to V _{CCY} .
17	Y3	Input/Output Y3. Referenced to V _{CCY} .
18	Y2	Input/Output Y2. Referenced to V _{CCY} .
19	V _{CCY}	Power Supply Voltage Input for the Y1 to Y8 I/O pins (1.65 V \leq V _{CCY} \leq 5.5 V).
20	Y1	Input/Output Y1. Referenced to V _{CCY} .

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 3. Icca vs. Data Rate (A Y Level Translation)




Figure 4. I_{CCY} vs. Data Rate (A Y Level Translation)




Figure 5. I_{CCA} vs. Data Rate (Y A Level Translation)




Figure 6. Iccy vs. Data Rate (Y A Level Translation)




Figure 7. I_{CCY} vs. Capacitive Load at Pin Y for A Y (1.2 V 1.8 V) Level Translation




Figure 8. I_{CCA} vs. Capacitive Load at Pin A for Y A (1.8 V 1.2 V) Level Translation




Figure 9. Iccr vs. Capacitive Load at Pin Y for A Y (1.8 V 3.3 V)
Level Translation




Figure 10. I_{CCA} vs. Capacitive Load at Pin A for Y A (3.3 V 1.8 V) Level Translation




Figure 11. Iccr vs. Capacitive Load at Pin Y for A Y (3.3 V 5 V) Level Translation




Figure 12. Icca vs. Capacitive Load at Pin A for Y A (5 V 3.3 V) Level Translation




Figure 13. Rise Time vs. Capacitive Load at Pin Y (A Y Level Translation)




Figure 14. Fall Time vs. Capacitive Load at Pin Y (A Y Level Translation)




Figure 15. Rise Time vs. Capacitive Load at Pin A (Y A Level Translation)




Figure 16. Fall Time vs. Capacitive Load at Pin A (Y A Level Translation)




Figure 17. Propagation Delay (t_{PLH}) vs. Capacitive Load at Pin Y (A Y Level Translation)




Figure 18. Propagation Delay (t_{PHL}) vs. Capacitive Load at Pin Y (A Y Level Translation)




Figure 19. Propagation Delay (t_{PLH}) vs. Capacitive Load at Pin A (Y A Level Translation)




Figure 20. Propagation Delay(t_{PHL}) vs. Capacitive Load at Pin A (Y A Level Translation)




Figure 21. Eye Diagram at Y Output (1.2 V to 1.8 V Level Translation, 25 Mbps)




Figure 22. Eye Diagram at A Output (1.8 V to 1.2 V Level Translation, 25 Mbps)




Figure 23. Eye Diagram at Y Output (1.8 V to 3.3 V Level Translation, 50 Mbps)




Figure 24. Eye Diagram at A Output (3.3 V to 1.8 V Level Translation, 50 Mbps)




Figure 25. Eye Diagram at Y Output (3.3 V to 5 V Level Translation, 50 Mbps)




Figure 26. Eye Diagram at A Output (5 V to 3.3 V Level Translation, 50 Mbps)

TEST CIRCUITS




Figure 27. V_{OH}/V_{OL} Voltages at Pin A




Figure 28. V_{OH}/V_{OL} Voltages at Pin Y




Figure 29. Three-State Leakage Current at Pin Y




Figure 30. EN Pin Leakage Current





Figure 31.Capacitance at Pin Y






Figure 32. Enable Time




Figure 33. Switching Characteristics (A Y Level Translation)

Figure 34. Switching Characteristics (Y A Level Translation)

TERMINOLOGY

Table 4.

Symbol	Description
V _{IHA}	Logic input high voltage at Pins A1 to A8.
V _{ILA}	Logic input low voltage at Pins A1 to A8.
V _{ILA} V _{OHA}	Logic output high voltage at Pins A1 to A8.
V _{OLA}	Logic output high voltage at his A1 to A6. Logic output low voltage at Pins A1 to A8.
VOLA Ra.hiz	Pull-down resistance measured at Pins A1 to A8 when EN = 0.
V _{IHY}	Logic input high voltage at Pins Y1 to Y8.
VIHY VILY	Logic input low voltage at Pins Y1 to Y8.
V _{ILY} V _{OHY}	Logic output high voltage at Pins Y1 to Y8.
V _{OLY}	Logic output high voltage at Fins 11 to 18. Logic output low voltage at Pins Y1 to Y8.
V _{OLY}	Capacitance measured at Pins Y1 to Y8 (EN = 0).
	Leakage current at Pins Y1 to Y8 when EN = 0 (high impedance state at Pins Y1 to Y8).
I _{LY} , HiZ	Logic input high voltage at the EN pin.
VIHEN	Logic input low voltage at the EN pin. Logic input low voltage at the EN pin.
V _{ILEN} C _{EN}	Capacitance measured at EN pin.
_	Enable (EN) pin leakage curent.
ILEN t	Three-state enable time for Pins Y1 to Y8.
t _{EN}	Propagation delay when translating logic levels in the A Y direction.
t _{P, A-Y}	
t _{R, A-Y}	Rise time when translating logic levels in the A Y direction.
t _{F, A-Y}	Fall time when translating logic levels in the A Y direction.
D _{MAX} , A-Y	Guaranteed data rate when translating logic levels in the A Y direction under the driving and loading conditions specified in Table 1.
t _{SKEW, A-Y}	Difference between propagation delays on any two channels when translating logic levels in the A Y direction.
t ppskew, a-y	Difference in propagation delay between any one channel and the same channel on a different part (under the same driving/loading conditions) when translating logic levels in the A Y direction.
t _{P, Y-A}	Propagation delay when translating logic levels in the Y A direction.
t _{R, Y-A}	Rise time when translating logic levels in the Y A direction.
t _{F, Y-A}	Fall time when translating logic levels in the Y A direction.
D _{MAX, Y-A}	Guaranteed data rate when translating logic levels in the Y A direction under the driving and loading conditions specified in Table 1.
t _{SKEW, Y-A}	Difference between propagation delays on any two channels when translating logic levels in the Y A direction.
T PPSKEW, Y-A	Difference in propagation delay between any one channel and the same channel on a different part (under the same driving/loading conditions) when translating in the Y A direction.
V_{CCA}	V _{CCA} supply voltage.
V_{CCY}	V _{CCY} supply voltage.
Icca	V _{CCA} supply current.
I _{CCY}	V _{CCY} supply current.
I _{HiZA}	V_{CCA} supply current during three-state mode (EN = 0).
I _{HiZY}	V_{CCY} supply current during three-state mode (EN = 0).

THEORY OF OPERATION

The ADG3300 level translator allows the level shifting necessary for data transfer in a system where multiple supply voltages are used. The device requires two supplies, $V_{\rm CCA}$ and $V_{\rm CCY}$ ($V_{\rm CCA} \leq V_{\rm CCY}$). These supplies set the logic levels on each side of the device. When driving the A pins, the device translates the $V_{\rm CCA}$ -compatible logic levels to $V_{\rm CCY}$ -compatible logic levels available at the Y pins. Similarly, since the device is capable of bidirectional translation, when driving the Y pins, the $V_{\rm CCY}$ -compatible logic levels are translated to $V_{\rm CCA}$ -compatible logic levels available at the A pins. When EN = 0, the A1 to A8 are internally pulled down with 6 k Ω resistors while Y1 to Y8 pins are three-stated. When EN is driven high, the ADG3300 goes into normal operation mode and performs level translation.

LEVEL TRANSLATOR ARCHITECTURE

The ADG3300 consists of eight bidirectional channels. Each channel can translate logic levels in either the A Y or the Y A direction. It uses a one-shot accelerator architecture, which ensures excellent switching characteristics. Figure 35 shows a simplified block diagram of a bidirectional channel.




Figure 35. Simplified Block Diagram of an ADG3300 Channel

The logic level translation in the A Y direction is performed using a level translator (U1) and an inverter (U2), and the translation in the Y A direction is performed using the inverters U3 and U4. The one-shot generator detects a rising or falling edge present on either the A side or the Y side of the channel. It sends a short pulse that turns on the PMOS transistors (T1–T2) for a rising edge, or the NMOS transistors (T3–T4) for a falling edge. This charges/discharges the capacitive load faster, which results in fast rise and fall times.

The inputs of the unused channels (A or Y) should be tied to their corresponding V_{CC} rail (V_{CCA} or V_{CCY}) or to GND.

INPUT DRIVING REQUIREMENTS

To ensure correct operation of the ADG3300, the circuit that drives the input of an ADG3300 channels should have an output impedance of less than or equal to 150 Ω and a minimum current driving capability of 36 mA.

OUTPUT LOAD REQUIREMENTS

The ADG3300 level translator is designed to drive CMOS-compatible loads. If current driving capability is required, it is recommended to use buffers between the ADG3300 outputs and the load.

ENABLE OPERATION

The ADG3300 provides three-state operation at the Y I/O pins by using the enable (EN) pin as shown in Table 5.

Table 5. Truth Table

EN	Y I/O Pins	A I/O Pins
0	Hi-Z ¹	6 kΩ pull-down to GND
1	Normal operation ²	Normal operation ²

¹ High impedance state.

When EN = 0, the ADG3300 enters into three-state mode. In this mode the current consumption from both the $V_{\rm CCA}$ and $V_{\rm CCY}$ supplies is reduced, allowing the user to save power, which is critical, especially for battery-operated systems. The EN input pin can be driven with either $V_{\rm CCA}$ - or $V_{\rm CCY}$ -compatible logic levels.

POWER SUPPLIES

For proper operation of the ADG3300, the voltage applied to the $V_{\rm CCA}$ must always be less than or equal to the voltage applied to $V_{\rm CCY}$. To meet this condition, the recommended power-up sequence is $V_{\rm CCY}$ first and then $V_{\rm CCA}$. The ADG3300 operates properly only after both supply voltages reach their nominal values. It is not recommended to use the part in a system where $V_{\rm CCA}$ might be greater than $V_{\rm CCY}$ during power-up due to a significant increase in the current taken from the $V_{\rm CCA}$ supply. For optimum performance, the $V_{\rm CCA}$ and $V_{\rm CCY}$ pins should be decoupled to GND as close as possible to the device.

² In normal operation, the ADG3300 performs level translation.

DATA RATE

The maximum data rate at which the device is guaranteed to operate is a function of the $V_{\rm CCA}$ and $V_{\rm CCY}$ supply voltage combination and the load capacitance. It is given by the maximum frequency of a square wave that can be applied to the device, which meets the $V_{\rm OH}$ and $V_{\rm OL}$ levels at the output and does not exceed the maximum junction temperature (see Table 2). Table 6 shows the guaranteed data rates at which the ADG3300 can operate in both directions (A Y and Y A level translation) for various $V_{\rm CCA}$ and $V_{\rm CCY}$ supply combinations.

Table 6. Guaranteed Data Rate (Mbps)¹

		Vcc	Υ	
V _{CCA}	1.8 V (1.65 V to 1.95 V)	2.5 V (2.3 V to 2.7 V)	3.3 V (3.0 V to 3.6 V)	5 V (4.5 V to 5.5 V)
1.2 V (1.15 V to 1.3 V)	25	30	40	40
1.8 V (1.65 V to 1.95 V)	-	45	50	50
2.5 V (2.3 V to 2.7 V)	-	-	60	50
3.3 V (3.0 V to 3.6 V)	-	-	-	50
5 V (4.5 V to 5.5 V)	-	-	-	-

¹ The load capacitance used is 50 pF when translating in the A Y direction and 15 pF when translating in the Y A direction.

APPLICATIONS

The ADG3300 is designed for digital circuits that operate at different supply voltages; therefore, logic level translation is required. The lower voltage logic signals are connected to the A pins, and the higher voltage logic signals are connected to the Y pins. The ADG3300 can provide level translation in both directions from A Y and Y A on all eight channels, eliminating the need for a level translator IC for each direction. The internal architecture allows the ADG3300 to perform bidirectional level translation without an additional signal to set the direction of the translation. It also allows simultaneous data flow in both directions on the same part, for example, four channels translate in the A Y direction while the other four translate in the Y A direction. This simplifies the design by eliminating the timing requirements for the direction signal and reduces the number of ICs used for level translation.

Figure 36 shows an application where a 1.8 V microprocessor can read or write data to or from a 3.3 V peripheral device using an 8-bit bus.




Figure 36. 1.8 V to 3.3 V 8-Bit Level Translation Circuit

When the application requires level translation between a microprocessor and multiple peripheral devices, the ADG3300 Y I/O pins (Y1 to Y8) can be three-stated by setting EN = 0. This feature allows the ADG3300 to share the data buses with

other devices without causing contention issues. Figure 37 shows an application where a 3.3 V microprocessor is connected to 1.8 V peripheral devices using the three-state feature.





Figure 37. 1.8 V to 3.3 V Level Translation Circuit Using the Three-State Feature

LAYOUT GUIDELINES

As with any high speed digital IC, the printed circuit board layout is important in the overall circuit performance. Care should be taken to ensure proper power supply bypass and return paths for the high speed signals. Each $V_{\rm CC}$ pin ($V_{\rm CCA}$ and $V_{\rm CCY}$) should be bypassed using low effective series resistance (ESR) and effective series inductance (ESI) capacitors placed as close as possible to the $V_{\rm CCA}$ and $V_{\rm CCY}$ pins. The parasitic inductance of the high speed signal track might cause significant overshoot. This effect can be reduced by keeping the length of the tracks as short as possible. A solid copper plane for the return path (GND) is also recommended.

OUTLINE DIMENSIONS



COMPLIANT TO JEDEC STANDARDS MO-153AC

Figure 38 . 20-Lead Thin Shrink Small Outline Package [TSSOP] (RU-20) Dimensions shown in millimeters

ORDERING GUIDE

Model	Temperature Range	Package Description	Package Option
ADG3300BRUZ ¹	−40°C to +85°C	TSSOP	RU-20
ADG3300BRUZ-REEL ¹	-40°C to +85°C	TSSOP	RU-20
ADG3300BRUZ-REEL71	-40°C to +85°C	TSSOP	RU-20

¹ Z = Pb-free part.

NOTES

NOTES

