

NCV8772

Ultra Low I_q 350 mA LDO Regulator with Enable and Reset

The NCV8772 is 350 mA LDO regulator with integrated reset functions dedicated for microprocessor applications. Its robustness allows NCV8772 to be used in severe automotive environments. Ultra low quiescent current as low as 24 μ A typical makes it suitable for applications permanently connected to battery requiring ultra low quiescent current with or without load. This feature is especially critical when modules remain in active mode when ignition is off. The Enable function can be used for further decrease of quiescent current in shutdown mode to 1 μ A. The NCV8772 contains protection functions as current limit, thermal shutdown and reverse output current protection.

Features

- Output Voltage Options: 5 V
- Output Voltage Accuracy: $\pm 1.5\%$ ($T_J = 25^\circ\text{C}$ to 125°C)
- Output Current up to 350 mA
- Ultra Low Quiescent Current: typ 24 μ A (max 30 μ A)
- Very Wide Range of C_{out} and ESR Values for Stability
- Enable Function
 - 1 μ A Max Quiescent Current when disabled
- Microprocessor Compatible Control Functions:
 - Reset with Adjustable Power-On Delay
- Wide Input Voltage Operation Range: up to 40 V
- Protection Features
 - Current Limitation
 - Thermal Shutdown
 - Reverse Output Current Protection
- These are Pb-Free Devices

Typical Applications

- Body Control Module
- Instruments and Clusters
- Occupant Protection and Comfort
- Powertrain





Figure 1. Typical Application Schematic





ON Semiconductor®

<http://onsemi.com>


MARKING DIAGRAMS



D²PAK-5
D5S SUFFIX
CASE 936A



D²PAK-7
D7S SUFFIX
CASE 936AB




- y = Timing and Reset Threshold Option
- x, xx = Voltage Option
- A = Assembly Location
- WL = Wafer Lot
- Y = Year
- WW = Work Week
- G = Pb-Free Package

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 12 of this data sheet.

NCV8772



* D2PAK-7 ONLY

** Pull-Down Resistor (typ 150 kΩ) active only in Reset State

Figure 2. Simplified Block Diagram

PIN CONNECTIONS




Figure 3. Pin Connections

PIN FUNCTION DESCRIPTION

Pin No. D2PAK-5	Pin No. D2PAK-7	Pin Name	Description
1	1	V_{in}	Positive Power Supply Input. Connect 0.1 μF capacitor to ground.
2	2	RO	Reset Output. 30 k Ω internal Pull-up resistor connected to V_{out} . RO goes Low when V_{out} drops by more than 7% (typ) from its nominal value (for NCV8772y devices with y = 1,2,3,...) or more than 10% (typ) from its nominal value (for NCV8772y devices with y = A, B, C,...).
-	3	NC	Not Connected
3, TAB	4, TAB	GND	Power Supply Ground.
4	5	EN	Enable Input; low level disables the IC.
-	6	DT	Reset Delay Time Select. Short to GND or connected to V_{out} to select time.
5	7	V_{out}	Regulated Output Voltage. Connect 1 μF capacitor with ESR < 100 Ω to ground.

ABSOLUTE MAXIMUM RATINGS

Rating	Symbol	Min	Max	Unit
Input Voltage (Note 1) DC Transient, t < 100 ms	V _{in}	-0.3 -	40 45	V
Input Current	I _{in}	-5	-	mA
Output Voltage (Note 2)	V _{out}	-0.3	5.5	V
Output Current	I _{out}	-3	Current Limited	mA
Enable Input Voltage DC Transient, t < 100 ms	V _{EN}	-0.3 -	40 45	V
Enable Input Current	I _{EN}	-1	1	mA
DT (Reset Delay Time Select) Voltage	V _{DT}	-0.3	5.5	V
DT (Reset Delay Time Select) Current	I _{DT}	-1	1	mA
Reset Output Voltage	V _{RO}	-0.3	5.5	V
Reset Output Current	I _{RO}	-3	3	mA
Junction Temperature	T _J	-40	150	°C
Storage Temperature	T _{STG}	-55	150	°C

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.

1. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
2. 5.5 V or (V_{in} + 0.3 V) (whichever is lower).

ESD CAPABILITY (Note 3)

Rating	Symbol	Min	Max	Unit
ESD Capability, Human Body Model	ESD _{HBM}	-2	2	kV
ESD Capability, Machine Model	ESD _{MM}	-200	200	V
ESD Capability, Charged Device Model	ESD _{CDM}	-1	1	kV

3. This device series incorporates ESD protection and is tested by the following methods:
 ESD Human Body Model tested per AEC-Q100-002 (JS-001-2010)
 ESD Machine Model tested per AEC-Q100-003 (EIA/JESD22-A115)
 ESD Charge Device Model tested per AEC-Q100-011 (EIA/JESD22-C101)

LEAD SOLDERING TEMPERATURE AND MSL (Note 4)

Rating	Symbol	Min	Max	Unit
Moisture Sensitivity Level D2PAK-5 D2PAK-7	MSL		1 3	-
Lead Temperature Soldering Reflow (SMD Styles Only), Pb-Free Versions	T _{SLD}	-	265 peak	°C

4. For more information, please refer to our Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

THERMAL CHARACTERISTICS (Note 5)

Rating	Symbol	Value	Unit
Thermal Characteristics, D2PAK-5 Thermal Resistance, Junction-to-Air (Note 6) Thermal Reference, Junction-to-Case (Note 6)	R _{θJA} R _{ψJC}	53 8.4	°C/W
Thermal Characteristics, D2PAK-7 Thermal Resistance, Junction-to-Air (Note 6) Thermal Reference, Junction-to-Case (Note 6)	R _{θJA} R _{ψJC}	51 8.4	°C/W

5. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.
6. Values based on copper area of 645 mm² (or 1 in²) of 1 oz copper thickness and FR4 PCB substrate.

NCV8772

RECOMMENDED OPERATING RANGE (Note 7)

Rating	Symbol	Min	Max	Unit
Input Voltage (Note 8)	V_{in}	5.5	40	V
Junction Temperature	T_J	-40	150	°C

7. Refer to ELECTRICAL CHARACTERISTICS and APPLICATION INFORMATION for Safe Operating Area.

8. Minimum $V_{in} = 5.5$ V or ($V_{out} + V_{DO}$), whichever is higher.

ELECTRICAL CHARACTERISTICS $V_{in} = 13.2$ V, $V_{EN} = 3$ V, $C_{in} = 0.1$ μ F, $C_{out} = 1$ μ F, for typical values $T_J = 25^\circ$ C, for min/max values $T_J = -40^\circ$ C to 150° C; unless otherwise noted. (Notes 9 and 10)

Parameter	Test Conditions	Symbol	Min	Typ	Max	Unit
-----------	-----------------	--------	-----	-----	-----	------

REGULATOR OUTPUT

Output Voltage (Accuracy %)	$T_J = 25^\circ$ C to 125° C $V_{in} = 5.575$ V to 16 V, $I_{out} = 0.1$ mA to 200 mA	V_{out}	4.925 (-1.5 %)	5.0	5.075 (+1.5%)	V
Output Voltage (Accuracy %)	$V_{in} = 5.6$ V to 40 V, $I_{out} = 0.1$ mA to 200 mA $V_{in} = 5.975$ V to 16 V, $I_{out} = 0.1$ mA to 350 mA	V_{out}	4.9 4.9 (-2 %)	5.0 5.0	5.1 5.1 (+2%)	V
Output Voltage (Accuracy %)	$T_J = -40^\circ$ C to 125° C $V_{in} = 5.975$ V to 28 V, $I_{out} = 0$ mA to 350 mA	V_{out}	4.9 (-2 %)	5.0	5.1 (+2%)	V
Line Regulation	$V_{in} = 6$ V to 28 V, $I_{out} = 5$ mA	Reg_{line}	-20	0	20	mV
Load Regulation	$I_{out} = 0.1$ mA to 350 mA	Reg_{load}	-35	10	35	mV
Dropout Voltage (Note 11)	$I_{out} = 200$ mA $I_{out} = 350$ mA	V_{DO}	-	250 440	500 875	mV
Output Capacitor for Stability (Note 12)	$I_{out} = 0$ mA to 350 mA	C_{out} ESR	1 0.01	- -	100 100	μ F Ω

DISABLE AND QUIESCENT CURRENTS

Disable Current	$V_{EN} = 0$ V, $T_J < 85^\circ$ C	I_{DIS}	-	-	1	μ A
Quiescent Current ($I_q = I_{in} - I_{out}$)	$I_{out} = 0.1$ mA, $T_J = 25^\circ$ C $I_{out} = 0.1$ mA to 350 mA, $T_J \leq 125^\circ$ C	I_q	-	24	29 30	μ A

CURRENT LIMIT PROTECTION

Current Limit	$V_{out} = 0.96 \times V_{out_nom}$	I_{LIM}	400	-	1100	mA
Short Circuit Current Limit	$V_{out} = 0$ V	I_{SC}	400	-	1100	mA

REVERSE OUTPUT CURRENT PROTECTION

Reverse Output Current Protection	$V_{EN} = 0$ V, $I_{out} = -1$ mA	V_{out_rev}	-	2	5.5	V
-----------------------------------	-----------------------------------	----------------	---	---	-----	---

PSRR

Power Supply Ripple Rejection (Note 12)	$f = 100$ Hz, $0.5 V_{pp}$	PSRR	-	60	-	dB
---	----------------------------	------	---	----	---	----

ENABLE THRESHOLDS

Enable Input Threshold Voltage Logic Low Logic High		$V_{th(EN)}$	- 2.5	- -	0.8 -	V
Enable Input Current Logic High Logic Low	$V_{EN} = 5$ V $V_{EN} = 0$ V, $T_J < 85^\circ$ C	I_{EN_ON} I_{EN_OFF}	- -	3 0.5	5 1	μ A

9. Refer to ABSOLUTE MAXIMUM RATINGS and APPLICATION INFORMATION for Safe Operating Area.

10. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at $T_A \approx T_J$. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

11. Measured when output voltage falls 100 mV below the regulated voltage at $V_{in} = 13.2$ V.

12. Values based on design and/or characterization.

13. See APPLICATION INFORMATION section for Reset Thresholds and Reset Delay Time Options

NCV8772

ELECTRICAL CHARACTERISTICS $V_{in} = 13.2\text{ V}$, $V_{EN} = 3\text{ V}$, $C_{in} = 0.1\text{ }\mu\text{F}$, $C_{out} = 1\text{ }\mu\text{F}$, for typical values $T_J = 25^\circ\text{C}$, for min/max values $T_J = -40^\circ\text{C}$ to 150°C ; unless otherwise noted. (Notes 9 and 10)

Parameter	Test Conditions	Symbol	Min	Typ	Max	Unit
-----------	-----------------	--------	-----	-----	-----	------

DT (RESET DELAY TIME SELECT) – D2PAK–7 ONLY

DT Threshold Voltage Logic Low Logic High		$V_{th(DT)}$	– 2.0	– –	0.8 –	V
DT Input Current	$V_{DT} = 5\text{ V}$	I_{DT}	–	–	1.0	μA

RESET OUTPUT RO

Output Voltage Reset Threshold (Note 13) (NCV8772y) where y = 1,2,3,... 5.0 V (NCV8772y) where y = A,B,C,... 5.0 V	V_{out} decreasing, $V_{in} > 5.5\text{ V}$	V_{RT}	90 87	93 90	96 93	% V_{out}
Reset Hysteresis		V_{RH}	–	2.0	–	% V_{out}
Maximum Reset Sink Current	$V_{out} = 4.5\text{ V}$, $V_{RO} = 0.25\text{ V}$	I_{ROmax}	1.75	–	–	mA
Reset Output Low Voltage	$V_{out} > 1\text{ V}$, $I_{RO} < 200\text{ }\mu\text{A}$	V_{ROL}	–	0.15	0.25	V
Reset Output High Voltage		V_{ROH}	4.5	–	–	V
Integrated Reset Pull-up Resistor		R_{RO}	15	30	50	k Ω
Reset Delay Time (D2PAK–5) (Note 13)		t_{RD}	6.4 (–20%)	8	9.6 (+20%)	ms
Reset Delay Time (D2PAK–7) (Note 13)	Min Available Time, DT connected to GND Max Available Time, DT connected to V_{out}	t_{RD}	3.2 102.4 (–20%)	4 128	4.8 153.6 (+20%)	ms
Reset Reaction Time (see Figure 24)		t_{RR}	16	25	38	μs

THERMAL SHUTDOWN

Thermal Shutdown Temperature (Note 12)		T_{SD}	150	175	195	$^\circ\text{C}$
Thermal Shutdown Hysteresis (Note 12)		T_{SH}	–	25	–	$^\circ\text{C}$

9. Refer to ABSOLUTE MAXIMUM RATINGS and APPLICATION INFORMATION for Safe Operating Area.

10. Performance guaranteed over the indicated operating temperature range by design and/or characterization tested at $T_A \approx T_J$. Low duty cycle pulse techniques are used during testing to maintain the junction temperature as close to ambient as possible.

11. Measured when output voltage falls 100 mV below the regulated voltage at $V_{in} = 13.2\text{ V}$.

12. Values based on design and/or characterization.

13. See APPLICATION INFORMATION section for Reset Thresholds and Reset Delay Time Options

TYPICAL CHARACTERISTICS




Figure 4. Quiescent Current vs. Temperature




Figure 5. Quiescent Current vs. Input Voltage




Figure 6. Quiescent Current vs. Output Current




Figure 7. Output Voltage vs. Temperature




Figure 8. Output Voltage vs. Input Voltage




Figure 9. Dropout vs. Output Current

TYPICAL CHARACTERISTICS




Figure 10. Dropout vs. Temperature




Figure 11. Output Current Limit vs. Input Voltage




Figure 12. Output Current Limit vs. Temperature




Figure 13. C_{out} ESR Stability Region vs. Output Current




Figure 14. Line Transients




Figure 15. Load Transients

TYPICAL CHARACTERISTICS




Figure 16. Power Up/Down Response




Figure 17. PSRR vs. Frequency




Figure 18. Noise vs. Frequency




Figure 19. Disable Current vs. Temperature




Figure 20. Disable Current vs. Input Voltage




Figure 21. Enable Current vs. Enable Voltage

TYPICAL CHARACTERISTICS




Figure 22. Reset Threshold vs. Temperature




Figure 23. Reset Delay Time vs. Temperature




Figure 24. Reset Function and Timing Diagram

DEFINITIONS**General**

All measurements are performed using short pulse low duty cycle techniques to maintain junction temperature as close as possible to ambient temperature.

Output voltage

The output voltage parameter is defined for specific temperature, input voltage and output current values or specified over Line, Load and Temperature ranges.

Line Regulation

The change in output voltage for a change in input voltage measured for specific output current over operating ambient temperature range.

Load Regulation

The change in output voltage for a change in output current measured for specific input voltage over operating ambient temperature range.

Dropout Voltage

The input to output differential at which the regulator output no longer maintains regulation against further reductions in input voltage. It is measured when the output drops 100 mV below its nominal value. The junction temperature, load current, and minimum input supply requirements affect the dropout level.

Quiescent and Disable Currents

Quiescent Current (I_q) is the difference between the input current (measured through the LDO input pin) and the output load current. If Enable pin is set to LOW the regulator reduces its internal bias and shuts off the output, this term is called the disable current (I_{DIS}).

Current Limit and Short Circuit Current Limit

Current Limit is value of output current by which output voltage drops below 96% of its nominal value. Short Circuit Current Limit is output current value measured with output of the regulator shorted to ground.

PSRR

Power Supply Rejection Ratio is defined as ratio of output voltage and input voltage ripple. It is measured in decibels (dB).

Line Transient Response

Typical output voltage overshoot and undershoot response when the input voltage is excited with a given slope.

Load Transient Response

Typical output voltage overshoot and undershoot response when the output current is excited with a given slope between low-load and high-load conditions.

Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event that the maximum junction temperature is exceeded. When activated at typically 175°C, the regulator turns off. This feature is provided to prevent failures from accidental overheating.

Maximum Package Power Dissipation

The power dissipation level is maximum allowed power dissipation for particular package or power dissipation at which the junction temperature reaches its maximum operating value, whichever is lower.

APPLICATIONS INFORMATION

The NCV8772 regulator is self-protected with internal thermal shutdown and internal current limit. Typical characteristics are shown in Figure 4 to Figure 24.

Input Decoupling (C_{in})

A ceramic or tantalum 0.1 μF capacitor is recommended and should be connected close to the NCV8772 package. Higher capacitance and lower ESR will improve the overall line and load transient response.

If extremely fast input voltage transients are expected then appropriate input filter must be used in order to decrease rising and/or falling edges below 50 V/μs for proper operation. The filter can be composed of several capacitors in parallel.

Output Decoupling (C_{out})

The NCV8772 is a stable component and does not require a minimum Equivalent Series Resistance (ESR) for the output capacitor. Stability region of ESR vs Output Current is shown in Figure 13. The minimum output decoupling value is 1 μF and can be augmented to fulfill stringent load transient requirements. The regulator works with ceramic chip capacitors as well as tantalum devices. Larger values improve noise rejection and load regulation transient response.

Enable Operation

The Enable pin will turn the regulator on or off. The threshold limits are covered in the electrical characteristics table in this datasheet.

Reset Operation

A reset signal is provided on the Reset Output (RO) pin to provide feedback to the microprocessor of an out of regulation condition. The timing diagram of reset function is shown in Figure 24. This is in the form of a logic signal on RO. Output voltage conditions below the RESET threshold cause RO to go low. The RO integrity is maintained down to V_{out} = 1.0 V. For 5 V voltage option, the Reset Output (RO) circuitry includes internal pull-up (30 kΩ) connected to the output (V_{out}) No external pull-up is necessary.

RESET DELAY AND RESET THRESHOLD OPTIONS (D2PAK-5)

	Reset Delay Time	Reset Threshold
NCV87721D5S	8 ms	93%
NCV87722D5S	16 ms	93%
NCV87723D5S	32 ms	93%
NCV87724D5S	64 ms	93%
NCV87725D5S	128 ms	93%
NCV8772AD5S	8 ms	90%
NCV8772BD5S	16 ms	90%
NCV8772CD5S	32 ms	90%
NCV8772DD5S	64 ms	90%
NCV8772ED5S	128 ms	90%

NOTE: The timing values can be selected from the following list: 8, 16, 32, 64, 128 ms. Contact factory for options not included in ORDERING INFORMATION table on page 12.

Reset Delay Time Select (D2PAK-7 only)

Selection of the NCV8772yD7S devices and the state of the DT pin determines the available Reset Delay times. The part is designed for use with DT tied to ground or V_{out}, but may be controlled by any logic signal which provides a threshold between 0.8 V and 2 V. The default condition for an open DT pin is the slower Reset time (DT = GND condition). Times are in pairs and are highlighted in the chart below. Consult factory for availability. The Delay Time select (DT) pin is logic level controlled and provides Reset Delay time per the chart. Note the DT pin is sampled only when RO is low, and changes to the DT pin when RO is high will not effect the reset delay time.

NCV8772

RESET DELAY AND RESET THRESHOLD OPTIONS (D2PAK-7)

	DT = GND Reset Time	DT = V _{out} Reset Time	Reset Threshold
NCV87721D7S	8 ms	128 ms	93%
NCV87722D7S	8 ms	32 ms	93%
NCV87723D7S	16 ms	64 ms	93%
NCV87724D7S	32 ms	128 ms	93%
NCV87725D7S	4 ms	8 ms	93%
NCV8772AD7S	8 ms	128 ms	90%
NCV8772BD7S	8 ms	32 ms	90%
NCV8772CD7S	16 ms	64 ms	90%
NCV8772DD7S	32 ms	128 ms	90%
NCV8772ED7S	4 ms	8 ms	90%

NOTE: The timing values can be selected from the following list: 4, 8, 16, 32, 64, 128 ms. Contact factory for other timing combinations not included in this table or in ORDERING INFORMATION table on page 12.

Thermal Considerations

As power in the NCV8772 increases, it might become necessary to provide some thermal relief. The maximum power dissipation supported by the device is dependent upon board design and layout. Mounting pad configuration on the PCB, the board material, and the ambient temperature affect the rate of junction temperature rise for the part. When the NCV8772 has good thermal conductivity through the PCB, the junction temperature will be relatively low with high power applications. The maximum dissipation the NCV8772 can handle is given by:

$$P_{D(max)} = \frac{[T_{J(max)} - T_A]}{R_{\theta JA}} \quad (\text{eq. 1})$$

Since T_J is not recommended to exceed 150°C, then the NCV8772 soldered on 645 mm², 1 oz copper area, FR4 can

dissipate up to 2.35 W (for D2PAK-5) when the ambient temperature (T_A) is 25°C. See Figure 25 for $R_{\theta JA}$ versus PCB area. The power dissipated by the NCV8772 can be calculated from the following equations:

$$P_D = V_{in}(I_q @ I_{out}) + I_{out}(V_{in} - V_{out}) \quad (\text{eq. 2})$$

or

$$V_{in(max)} = \frac{P_{D(max)} + (V_{out} \times I_{out})}{I_{out} + I_q} \quad (\text{eq. 3})$$

NOTE: Items containing I_q can be neglected if $I_{out} \gg I_q$.




Figure 25. Thermal Resistance vs. PCB Copper Area (D2PAK-5)

Hints

V_{in} and GND printed circuit board traces should be as wide as possible. When the impedance of these traces is high, there is a chance to pick up noise or cause the regulator to malfunction. Place external components, especially the output capacitor, as close as possible to the NCV8772 and make traces as short as possible.

ORDERING INFORMATION


Device	Output Voltage	Reset Delay Time (DT = GND/V _{out} for D2PAK-7)	Reset Threshold	Marking	Package	Shipping†
NCV87721D5S50R4G	5.0 V	8 ms	93%	NC V8772150	D2PAK-5 (Pb-Free)	800 / Tape & Reel
NCV87725D7S50R4G	5.0 V	4/8 ms	93%	NC V8772550	D2PAK-7 (Pb-Free)	750 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

NCV8772


PACKAGE DIMENSIONS

D²PAK 5
CASE 936A-02
ISSUE C




- NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: INCH.
 3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS A AND K.
 4. DIMENSIONS U AND V ESTABLISH A MINIMUM MOUNTING SURFACE FOR TERMINAL 6.
 5. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.025 (0.635) MAXIMUM.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.386	0.403	9.804	10.236
B	0.356	0.368	9.042	9.347
C	0.170	0.180	4.318	4.572
D	0.026	0.036	0.660	0.914
E	0.045	0.055	1.143	1.397
G	0.067 BSC		1.702 BSC	
H	0.539	0.579	13.691	14.707
K	0.050 REF		1.270 REF	
L	0.000	0.010	0.000	0.254
M	0.088	0.102	2.235	2.591
N	0.018	0.026	0.457	0.660
P	0.058	0.078	1.473	1.981
R	5° REF		5° REF	
S	0.116 REF		2.946 REF	
U	0.200 MIN		5.080 MIN	
V	0.250 MIN		6.350 MIN	



SOLDERING FOOTPRINT*




SCALE 3:1 ($\frac{\text{mm}}{\text{inches}}$)

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

NCV8772

PACKAGE DIMENSIONS

D²PAK-7 (SHORT LEAD) CASE 936AB-01 ISSUE B




NOTES:

1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.
3. TAB CONTOUR OPTIONAL WITHIN DIMENSIONS A AND K.
4. DIMENSIONS U AND V ESTABLISH A MINIMUM MOUNTING SURFACE FOR TERMINAL 6.
5. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH OR GATE PROTRUSIONS. MOLD FLASH AND GATE PROTRUSIONS NOT TO EXCEED 0.025 (0.635) MAXIMUM.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	0.386	0.403	9.804	10.236
B	0.356	0.368	9.042	9.347
C	0.170	0.180	4.318	4.572
D	0.026	0.036	0.660	0.914
E	0.045	0.055	1.143	1.397
G	0.067 BSC		1.702 BSC	
H	0.539	0.579	13.691	14.707
K	0.050 REF		1.270 REF	
L	0.000	0.010	0.000	0.254
M	0.088	0.102	2.235	2.591
N	0.018	0.026	0.457	0.660
P	0.058	0.078	1.473	1.981
R	5° REF		5° REF	
S	0.116 REF		2.946 REF	
U	0.200 MIN		5.080 MIN	
V	0.250 MIN		6.350 MIN	

RECOMMENDED SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:
Literature Distribution Center for ON Semiconductor
P.O. Box 5163, Denver, Colorado 80217 USA
Phone: 303-675-2175 or 800-344-3860 Toll Free USA/Canada
Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada
Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free
USA/Canada
Europe, Middle East and Africa Technical Support:
Phone: 421 33 790 2910
Japan Customer Focus Center
Phone: 81-3-5773-3850

ON Semiconductor Website: www.onsemi.com
Order Literature: <http://www.onsemi.com/orderlit>

For additional information, please contact your local Sales Representative