



7 FTFX

### 60V HIGH ACCURACY BUCK/BOOST/BUCK-BOOST LED DRIVER-CONTROLLER

#### Description

The ZXLD1371 is an LED driver controller IC for driving external MOSFETs to drive high current LEDs. It is a multi-topology controller enabling it to efficiently control the current through series connected LEDs. The multi-topology enables it to operate in buck, boost and buck-boost configurations.

The 60V capability coupled with its multi-topology capability enables it to be used in a wide range of applications and drive in excess of 15 LEDs in series.

The ZXLD1371 is a modified hysteretic controller using a patent pending control scheme providing high output current accuracy in all three modes of operation. High accuracy dimming is achieved through DC control and high frequency PWM control.

The ZXLD1371 uses two pins for fault diagnosis. A flag output highlights a fault, while the multi-level status pin gives further information on the exact fault.


#### Features

- 0.5% typical output current accuracy
- 5 to 60V operating voltage range
- LED driver supports Buck, Boost and Buck-boost
- configurations
- Wide dynamic range dimming
  - o 10:1 DC dimming
  - o 1000:1 dimming range at 500Hz
- Up to 1MHz switching
- High temperature control of LED current using T<sub>ADJ</sub>
- Available in Automotive Grade with AEC-Q100 and TS16949 certification
- Available in "Green" Molding Compound (No Br, Sb) with lead Free Finish/ RoHS Compliant (Note 1)
- Note 1: EU Directive 2002/95/EC (RoHS) & 2011/65/EU (RoHS 2). All applicable RoHS exemptions applied.

#### Typical Application Circuit VIN 8V to 22V 1 to 6 ILED = 1A LEDs R1 0R05 L1 33uH D1 VAUX VIN ISM C1 ЛГ PDS3100 10µF RGI2 ZXLD1371 GATE ADJ Q1 DMN6068LK3 FLAG C<sub>ουτ</sub> 10μF RFF STATU TAD.I R4 NC SGND PGND C2 330pF 24k 10 Thermally connected $\uparrow$

#### Buck-Boost Diagram Utilizing Thermistor and TADJ

### **Pin Assignments**





Curve Showing LED Current vs. TLED





### **Pin Descriptions**


of set value.         The ÂDJ pin has an internal clamp that limits the internal node to less tha 3V. This provides some failsafe should they get overdriven           REF         2         O         Internal 1.25V reference voltage output           TADJ         3         I         Temperature Adjust input for LED thermal current control Connect thermistor/resistor network to this pin to reduce output current above a preset temperature threshold.           SHP         4         I/C         Connect to REF to disable thermal compensation function. (See section on thermal control.)           STATUS         5         O         Pin is at 4.5V (nominal) during normal operation.           Fin is at 4.5V (nominal) during normal operation.         Fin is at 4.5V (nominal) during normal operation.           STATUS         5         O         Pin switches to a lower voltage to indicate specific operation warnings or fault conditions. (See section on STATUS output.)           Status pin voltage is low during shutdown mode         Signal ground (Connect to 0V)         Power ground - Connect to 0V and pin 8 to maximize copper area           N/C         8         -         Not Connected internally – recommend connection pin 10 (GATE) to permit wide coppe trace to gate of MOSFET           GATE         10         O         Gate drive vulput to external NMOS transistor – connect to pin 9           Auxiliary positive supply to internal switch gate driver         Auxiliary positive supply to internal switch gate driver	Pin Name	Pin	Type (Note 2)	Description
ADJ         1         I         Drive with do voltage (125mV <v_{dp} 1.25v)="" 10%="" 100%="" 3v.="" adj="" adjust="" an="" clamp="" current="" failsafe="" from="" get="" has="" internal="" less="" limits="" node="" of="" output="" overdriven<="" pinh="" provides="" set="" should="" some="" th="" that="" the="" they="" this="" to="" value.="">           REF         2         O         Internal 1.25V reference voltage output           TADJ         3         I         Temperature Adjust input for LED thermal current control Connect thermistor/resistor network to this pin to reduce output current above a preset temperature threshold. Connect to REF to disable thermal compensation function. (See section on thermal control)           SHP         4         I/O         Shaping capacitor for fleedback control loop Connect to REF to disable thermal operation. Pin is at 4.5V (nomina) during normal operation.           STATUS         5         O         Pin is at 4.5V (nomina) during normal operation. Pin is sit 4.5V (nomina) during normal operation.           SGND         6         P         Signal ground -Connect to 0V and pin 8 to maximize copper area           N/C         8         -         Cooper for thermal dissipation           N/C         9         Not Connected internally recommend connection to pin 7. (PGND), to maximize PCB copper for thermal dissipation           N/C         9         Not Connected internally recommend connection pin 10 (GATE) to permit wide copper (race to gate of MOSFET           GATE         10         O         Gate drive output to external NMOS transistor - c</v_{dp}>				
TADJ         3         I         Temperature Adjust input for LED thermal current control Connect thermistor/resistor network to this pin to reduce output current above a preset temperature threshold.           SHP         4         I/O         Shaping capacitor for feedback control loop Connect 30QF ±20% capacitor for mitis pin to ground to provide loop compensation Operation status output (analog output)           STATUS         5         O         Pin is at 4.5V (nominal) during normal operation.           STATUS         5         O         Pin switches to a lower voltage to indicate specific operation warnings or fault conditions. (See section on STATUS output.)           SGND         6         P         Signal ground (Connect to 0V and pin 8 to maximize copper area           N/C         8         -         Not Connected internally - recommend connection pin 10 (GATE) to permit wide copper trace to gate of MOSFET           GATE         10         O         Gate drive output to external NMOS transistor – connect to pin 9           Auxiliary positive supply to internal switch gate driver At V <sub>IN</sub> < 8V; a bootstrap circuit is recommended to ensure adequate gate drive voltag (see Applications section)           V <sub>NN</sub> 12         P         Input supply to device 5V to 60V Provide sport and suitiary port to condition section in this high impedance during normal operation Pin sityle netwice 5V to 60V Prin shigh impedance during normal operation Pin sityle netwice 5V to 60V Prin shigh impedance during normal operation Pin sityle netwice 5V to 60V Prin thigh impedance du	ADJ	1	Ι	Drive with dc voltage (125mV <v<sub>ADJ&lt; 1.25V) to adjust output current from 10% to 100% of set value. The ADJ pin has an internal clamp that limits the internal node to less than</v<sub>
TADJ       3       I       Connect thermistor/resistor network to this pin to reduce output current above a preset temperature threshold.         SHP       4       I/O       Shaping capacitor for feedback control loop         SHP       4       I/O       Shaping capacitor for feedback control loop         STATUS       5       O       Operation status output (analog output)         Pin is at 4.5V (nominal) during normal operation.       Pin is at 4.5V (nominal) during normal operation.         STATUS       5       O       Pin sinthesto ta lower voltage to indicate specific operation warnings or fault conditions. (See section on STATUS output.)         SGND       6       P       Signal ground (Connect to 0V)         PGND       7       P       Power ground - Connect to 0V and pin 8 to maximize copper area         N/C       8       -       Not Connected internally - recommend connection to pin 7. (PGND), to maximize PCB copper for thermal dissipation         N/C       9       Not Connected internally - recommend connection pin 10 (GATE) to permit wide coppe trace to gate of MOSFET         GATE       10       O       Gate drive output to external IMOS transistor - connect to pin 9         Auxiliary power supply to internal switch gate driver       At V <sub>IN</sub> > 8V; a bootstrap circuit is recommended to ensure adequate gate drive voltag (see Applications section)         Vaux       11       P<	REF	2	0	Internal 1.25V reference voltage output
SHP         4         I/O         Connect 330P ± 20% capacitor from this pin to ground to provide loop compensation Operation status output (analog output)           STATUS         5         O         Pin switches to a lower voltage to indicate specific operation warnings or fault conditions. (See section on STATUS output). Status pin voltage is low during shutdown mode           SGND         6         P         Signal ground (Connect to 0V)           PGND         7         P         Power ground - Connect to 0V and pin 8 to maximize copper area           N/C         8         -         copper for thermal dissipation           N/C         9         Not Connected internally - recommend connection to pin 7, (PGND), to maximize PCB copper for thermal dissipation           N/C         9         Not Connected internally - recommend connection pin 10 (GATE) to permit wide coppe trace to gate of MOSFET           GATE         10         O         Gatte drive output to external IMMOS transistor - connect to pin 9           VAUX         11         P         At Vin < 8V; connect to Vin At Vin < 8V; connect to Vin At Vin < 8V; to reduce power dissipation, VAUX can be connected to an 8V to 15V auxiliary power supply (see Applications section).           VIN         12         P         Input supply to divice 5V to 6OV           VIN         13         I         The nominal voltage, V <sub>SENSE</sub> , across the resistor batteres to in Buck mode and inititally 225PV in Boost and Buck	TADJ	3	I	Connect thermistor/resistor network to this pin to reduce output current above a preset temperature threshold. Connect to REF to disable thermal compensation function. (See section on thermal control.)
STATUS       5       O       Pin is at 4.5V (nominal) during "normal operation.         SGND       6       P       Signal ground (Connect to 0V)         PGND       7       P       Power ground - Connect to 0V and pin 8 to maximize copper area         N/C       8       -       copper for thermal dissipation         N/C       9       Not Connected internally – recommend connection to pin 7, (PGND), to maximize PCB copper for thermal dissipation         N/C       9       Not Connected internally – recommend connection pin 10 (GATE) to permit wide coppe trace to gate of MOSFET         GATE       10       O       Gate drive output to external NMOS transistor – connect to pin 9         VAUX       11       P       Auxiliary positive supply to internal switch gate driver alked via the connected to an 8V to 15V auxiliary poser supply (see Applications section)         VAUX       11       P       At V <sub>IN</sub> > 8V; connect to V <sub>IN</sub> 4t V <sub>IN</sub> > 24V; to reduce power dissipation, V <sub>AUX</sub> can be connected to an 8V to 15V auxiliary power supply to device 5V to 60V       Decouple to ground with capacitor close to device (see Applications section)         VIN       12       P       Decouple to ground with capacitor close to device (refer to Applications section)         E       11       P       At V <sub>IN</sub> > 24V; to reduce power alket-Boost modes, varying with duty cycle.         FLAG       14	SHP	4	I/O	Connect 330pF ±20% capacitor from this pin to ground to provide loop compensation
PGND         7         P         Power ground - Connect to UV and pin 8 to maximize copper area           N/C         8         -         Not Connected internally - recommend connection to pin 7, (PGND), to maximize PCB copper for thermal dissipation           N/C         9         Not Connected internally - recommend connection pin 10 (GATE) to permit wide copper trace to gate of MOSFET           GATE         10         O         Gate drive output to external NMOS transistor - connect to pin 9           Auxiliary positive supply to internal switch gate driver         At Vin < 8V; a bootstrap circuit is recommended to ensure adequate gate drive voltag (see Applications section)	STATUS	5	0	Pin is at 4.5V (nominal) during normal operation. Pin switches to a lower voltage to indicate specific operation warnings or fault conditions. (See section on STATUS output.)
N/C         8         -         Not Connected internally – recommend connection to pin 7, (PGND), to maximize PCB copper for thermal dissipation           N/C         9         Not Connected internally – recommend connection pin 10 (GATE) to permit wide copper trace to gate of MOSFET           GATE         10         O         Gate drive output to external NMOS transistor – connect to pin 9           Auxiliary positive supply to internal switch gate driver         Auxiliary positive supply to internal switch gate driver           VAUX         11         P         At V <sub>IN</sub> < 8V; connect to V <sub>IN</sub> At V <sub>IN</sub> > 8V; connect to V <sub>IN</sub> At V <sub>IN</sub> > 8V; connect to V <sub>IN</sub> At V <sub>IN</sub> > 24V; to reduce power dissipation, V <sub>AUX</sub> can be connected to an 8V to 15V auxiliary power supply (see Applications section). Decouple to ground with capacitor close to device (see Applications section)           V <sub>IN</sub> 12         P         Decouple to ground with capacitor close to device (refer to Applications section)           ISM         13         I         The nominal voltage, V <sub>SENSE</sub> , across the resistor is 218mV fixed in Buck mode and initially 225mV in Boost and Buck-Boost modes, varying with duty cycle.           FLAG         14         O         Pin shigh impedance during normal operation           Pin switches low to indicate a fault, or warning condition         Pin with frequency higher than 100Hz to gate output 'on' and 'off' during dimming control.           The device enteres standby mode	SGND	6	Р	Signal ground (Connect to 0V)
N/C         8         -         copper for thermal dissipation           N/C         9         Not Connected internally – recommend connection pin 10 (GATE) to permit wide coppe trace to gate of MOSFET           GATE         10         O         Gate drive output to external NMOS transistor – connect to pin 9           VAUX         11         P         Auxiliary positive supply to internal switch gate driver At V <sub>IN</sub> < 8V; a bootstrap circuit is recommended to ensure adequate gate drive voltag (see Applications section)           VAUX         11         P         At V <sub>IN</sub> > 8V; connect to V <sub>IN</sub> At V <sub>IN</sub> >24V; to reduce power dissipation, V <sub>AUX</sub> can be connected to an 8V to 15V auxiliary power supply (see Applications section). Decouple to ground with capacitor close to device (see Applications section)           VIN         12         P         Input supply to device 5V to 60V Decouple to ground with capacitor close to device (refer to Applications section)           ISM         13         I         The nominal voltage, V <sub>SENSE</sub> , across the resistor is 218mV fixed in Buck mode and initially 225mV in Boost and Buck-Boost modes, varying with duty cycle.           FLAG         14         O         Pin shigh impedance during normal operation Pin driven either by open Drain or push-pull 3.3V or 5V logic levels.           Drive with frequency higher than 100Hz to gate output 'on' and 'off' during dimming control.         Drive with frequency higher than 100Hz to gate output 'on' and 'off' during dimming control.           GI         16	PGND	7	Р	
NIC         9         trace to gate of MOSFET           GATE         10         O         Gate drive output to external NMOS transistor – connect to pin 9           Auxiliary positive supply to internal switch gate driver         Auxiliary positive supply to internal switch gate driver           VAUX         11         P         At VIN <8V; a bootstrap circuit is recommended to ensure adequate gate drive voltag (see Applications section)           VAUX         11         P         At VIN >8V; connect to VIN           At VIN >24V; to reduce power dissipation, VAUX can be connected to an 8V to 15V auxiliary power supply (see Applications section). Decouple to ground with capacitor close to device (see Applications section)         Decouple to ground with capacitor close to device (refer to Applications section)           VIN         12         P         Input supply to device 5V to 60V         Decouple to ground with capacitor close to device (refer to Applications section)           ISM         13         I         The nominal voltage, VSENSE, across the resistor is 218mV fixed in Buck mode and initially 225mV in Boost and Buck-Boost modes, varying with duty cycle.           FLAG         14         O         Pin is high impedance during normal operation           Pin shigh impedance during normal operation         Digital PWM output current control         Pin driven either by open Drain or push-pull 3.3V or 5V logic levels.           Drive with frequency higher than 100Hz to gate output 'on' and 'off' during dimm	N/C	8	-	copper for thermal dissipation
VAUX       11       P       Auxiliary positive supply to internal switch gate driver At V <sub>IN</sub> < 8V; a bootstrap circuit is recommended to ensure adequate gate drive voltag (see Applications section)         VAUX       11       P       At V <sub>IN</sub> > 8V; connect to V <sub>IN</sub> At V <sub>IN</sub> > 24V; to reduce power dissipation, V <sub>AUX</sub> can be connected to an 8V to 15V auxiliary power supply (see Applications section). Decouple to ground with capacitor close to device (see Applications section)         VIN       12       P       Input supply to device 5V to 60V Decouple to ground with capacitor close to device (refer to Applications section)         ISM       13       I       The nominal voltage, V <sub>SENSE</sub> , across the resistor is 218mV fixed in Buck mode and initially 225mV in Boost and Buck-Boost modes, varying with duty cycle.         FLAG       14       O       Pin is high impedance during normal operation Pin switches low to indicate a fault, or warning condition         PWM       15       I       Digital PVM output current control Pin driven either by open Drain or push-pull 3.3V or 5V logic levels. Drive with frequency higher than 100Hz to gate output 'on' and 'off' during dimming control. The device enters standby mode when PWM pin is driven with logic low level for more than 15ms nominal (Refer to application section for more details)         Gi       16       I       Gain setting input Used to set the device in Buck mode or Boost, Buck-boost modes and to control the sense voltage in Boost	N/C	9		Not Connected internally – recommend connection pin 10 (GATE) to permit wide copper trace to gate of MOSFET
VAUX       11       P       At V <sub>IN</sub> < 8V; a bootstrap circuit is recommended to ensure adequate gate drive voltag (see Applications section)	GATE	10	0	Gate drive output to external NMOS transistor – connect to pin 9
VIN         12         P         Input supply to device 5V to 60V Decouple to ground with capacitor close to device (refer to Applications section)           ISM         13         I         Current monitor input. Connect current sense resistor between this pin and V <sub>IN</sub> ISM         13         I         The nominal voltage, V <sub>SENSE</sub> , across the resistor is 218mV fixed in Buck mode and initially 225mV in Boost and Buck-Boost modes, varying with duty cycle.           FLAG         14         O         Flag open drain output Pin is high impedance during normal operation Pin switches low to indicate a fault, or warning condition           PWM         15         I         Digital PWM output current control Pin driven either by open Drain or push-pull 3.3V or 5V logic levels. Drive with frequency higher than 100Hz to gate output 'on' and 'off' during dimming control. The device enters standby mode when PWM pin is driven with logic low level for more than 15ms nominal (Refer to application section for more details)           GI         16         I         Gain setting input Used to set the device in Buck mode or Boost, Buck-boost modes and to control the sense voltage in Boost and Buck-boost modes Connect to ADJ pin for Buck mode operation For Boost and Buck-boost modes, connect to resistive divider from ADJ to SGND. The GI divider is required to compensate for duty cycle gating in the internal feedback loop (see Application section). The GI pin has an internal clamp that limits the internal node	V <sub>AUX</sub>	11	Ρ	At V <sub>IN</sub> < 8V; a bootstrap circuit is recommended to ensure adequate gate drive voltage (see Applications section) At V <sub>IN</sub> > 8V; connect to V <sub>IN</sub> At V <sub>IN</sub> >24V; to reduce power dissipation, V <sub>AUX</sub> can be connected to an 8V to 15V auxiliary power supply (see Applications section). Decouple to ground with capacitor
ISM       13       I       Current monitor input. Connect current sense resistor between this pin and V <sub>IN</sub> ISM       13       I       The nominal voltage, V <sub>SENSE</sub> , across the resistor is 218mV fixed in Buck mode and initially 225mV in Boost and Buck-Boost modes, varying with duty cycle.         FLAG       14       O       Flag open drain output         Pin is high impedance during normal operation       Pin switches low to indicate a fault, or warning condition         Digital PWM output current control       Pin driven either by open Drain or push-pull 3.3V or 5V logic levels.         Drive with frequency higher than 100Hz to gate output 'on' and 'off' during dimming control.       The device enters standby mode when PWM pin is driven with logic low level for more than 15ms nominal (Refer to application section for more details)         GI       16       I       Gain setting input         Used to set the device in Buck mode or Boost, Buck-boost modes and to control the sense voltage in Boost and Buck-boost modes       Connect to ADJ pin for Buck mode operation         For Boost and Buck-boost modes, connect to resistive divider from ADJ to SGND. The GI divider is required to compensate for duty cycle gating in the internal feedback loop (see Application section). The GI pin has an internal clamp that limits the internal node	V <sub>IN</sub>	12	Р	Input supply to device 5V to 60V
FLAG14OPin is high impedance during normal operation Pin switches low to indicate a fault, or warning conditionPWM15IDigital PWM output current control Pin driven either by open Drain or push-pull 3.3V or 5V logic levels. Drive with frequency higher than 100Hz to gate output 'on' and 'off' during dimming control. The device enters standby mode when PWM pin is driven with logic low level for more than 15ms nominal (Refer to application section for more details)GI16IGain setting input Used to set the device in Buck mode or Boost, Buck-boost modes Connect to ADJ pin for Buck mode operation For Boost and Buck-boost modes, connect to resistive divider from ADJ to SGND. The GI divider is required to compensate for duty cycle gating in the internal feedback loop (see Application section). The GI pin has an internal clamp that limits the internal node	ISM	13	Ι	Current monitor input. Connect current sense resistor between this pin and $V_{IN}$ The nominal voltage, $V_{SENSE}$ , across the resistor is 218mV fixed in Buck mode and
PWM15IPin driven either by open Drain or push-pull 3.3V or 5V logic levels. Drive with frequency higher than 100Hz to gate output 'on' and 'off' during dimming control. The device enters standby mode when PWM pin is driven with logic low level for more than 15ms nominal (Refer to application section for more details)GI16IGain setting input Used to set the device in Buck mode or Boost, Buck-boost modes and to control the sense voltage in Boost and Buck-boost modes Connect to ADJ pin for Buck mode operation For Boost and Buck-boost modes, connect to resistive divider from ADJ to SGND. The GI divider is required to compensate for duty cycle gating in the internal feedback loop (see Application section). The GI pin has an internal clamp that limits the internal node	FLAG	14	0	Pin is high impedance during normal operation
GI 16 I Used to set the device in Buck mode or Boost, Buck-boost modes and to control the sense voltage in Boost and Buck-boost modes Connect to ADJ pin for Buck mode operation For Boost and Buck-boost modes, connect to resistive divider from ADJ to SGND. The GI divider is required to compensate for duty cycle gating in the internal feedback loop (see Application section). The GI pin has an internal clamp that limits the internal node	PWM	15	I	Digital PWM output current control Pin driven either by open Drain or push-pull 3.3V or 5V logic levels. Drive with frequency higher than 100Hz to gate output 'on' and 'off' during dimming control. The device enters standby mode when PWM pin is driven with logic low level for more
EP PAD P Exposed paddle. Connect to 0V plane for electrical and thermal management	-		1	Used to set the device in Buck mode or Boost, Buck-boost modes and to control the sense voltage in Boost and Buck-boost modes Connect to ADJ pin for Buck mode operation For Boost and Buck-boost modes, connect to resistive divider from ADJ to SGND. The GI divider is required to compensate for duty cycle gating in the internal feedback loop (see Application section). The GI pin has an internal clamp that limits the internal node to less than 3V. This provides some failsafe should it become overdriven.

Notes: 2. Type refers to whether or not pin is an Input, Output, Input/Output or Power supply pin.





### **Functional Block Diagram**



### Absolute Maximum Ratings (Voltages to GND Unless Otherwise Stated) (Note 3)

Symbol	Parameter	Rating	Unit
V <sub>IN</sub>	Input supply voltage	-0.3 to 65	V
V <sub>AUX</sub>	Auxiliary supply voltage	-0.3 to 65	V
V <sub>ISM</sub>	Current monitor input relative to GND	-0.3 to 65	V
V <sub>SENSE</sub>	Current monitor sense voltage (VIN-VISM)	-0.3 to 5	V
V <sub>GATE</sub>	Gate driver output voltage	-0.3 to 20	V
I <sub>GATE</sub>	Gate driver continuous output current	18	mA
V <sub>FLAG</sub>	Flag output voltage	-0.3 to 40	V
V <sub>PWM</sub> , V <sub>ADJ</sub> , V <sub>TADJ</sub> , V <sub>GI</sub> , V <sub>PWM</sub>	Other input pins	-0.3 to 5.5	V
TJ	Maximum junction temperature	150	°C
T <sub>ST</sub>	Storage temperature	-55 to 150	°C

Stresses greater than the 'Absolute Maximum Ratings' specified above, may cause permanent damage to the device. These are stress ratings only; functional operation of the device at these or any other conditions exceeding those indicated in this specification is not implied. Device reliability may be affected by exposure to absolute maximum rating conditions for extended periods of time.

Semiconductor devices are ESD sensitive and may be damaged by exposure to ESD events. Suitable ESD precautions should be taken when handling and transporting these devices.





## Package Thermal Data

Thermal Resistance	Package	Typical	Unit
Junction-to-Ambient, $\theta_{JA}$ (Note 4)	TSSOP-16 EP	50	°C/W
Junction-to-Case, θ <sub>JC</sub>	TSSOP-16 EP	23	°C/W

### **Recommended Operating Conditions** (-40°C $\leq$ T<sub>J</sub> $\leq$ 125°C)

Symbol	Parameter	Performance/Comment	Min	Max	Unit
		Normal Operation	8.0	60	
V <sub>IN</sub>	Input supply voltage range	(Note 5) Reduced performance operation	5.0	8.0	V
		Normal Operation	8.0	60	
V <sub>AUX</sub>	Auxiliary supply voltage range (Note 6)	(Note 5) Reduced performance operation	5.0	8.0	V
V <sub>SENSE</sub>	Differential input voltage	$V_{IN}$ - $V_{ISM}$ , with $0 \le V_{ADJ} \le 2.5$	0	450	mV
V <sub>ADJ</sub>	External dc control voltage applied to ADJ pin to adjust output current	DC brightness control mode from 10% to 100%	0.125	1.25	V
I <sub>REF</sub>	Reference external load current	REF sourcing current		1	mA
f <sub>max</sub>	Recommended switching frequency range	(Note 7)	300	1000	kHz
V <sub>TADJ</sub>	Temperature adjustment (T <sub>ADJ</sub> ) input voltage range		0	V <sub>REF</sub>	V
	Decommonded DW/M dimming frequency renge	To achieve 1000:1 resolution	100	500	Hz
f <sub>PWM</sub>	Recommended PWM dimming frequency range	To achieve 500:1 resolution	100	1000	Hz
t <sub>PWMH/L</sub>	PWM pulse width in dimming mode	PWM input high or low	0.002	10	ms
V <sub>PWMH</sub>	PWM pin high level input voltage		2	5.5	V
V <sub>PWML</sub>	PWM pin low level input voltage		0	0.4	V
ТJ	Operating Junction Temperature Range		-40	125	°C
GI	Gain setting ratio for boost and buck-boost modes	Ratio= V <sub>GI</sub> /V <sub>ADJ</sub>	0.20	0.50	

For correct operation SGND and PGND should always be connected together.
 Measured on "High Effective Thermal Conductivity Test Board" according to JESD51.

5. Device starts up above 5.4V and as such the minimum applied supply voltage has to be above 5.4V (plus any noise margin). The ZXLD1371 will, however, continue to function when the input voltage is reduced from  $\ge$  8V down to 5.0V.

When operating with input voltages below 8V the output current and device parameters may deviate from their normal values; and is dependent on power MOSFET switch, load and ambient temperature conditions. To ensure best operation in Boost and Buck-boost modes with input voltages, V<sub>IN</sub>, between 5.0 and 8V a suitable boot-strap network on V<sub>AUX</sub> pin is recommended.

 $Performance \ in \ Buck \ mode \ will \ be \ reduced \ at \ input \ voltages \ (V_{IN}, \ V_{AUX}) \ below \ 8V. - a \ boot-strap \ network \ cannot \ be \ implemented \ in \ buck \ mode.$ 

6. V<sub>AUX</sub> can be driven from a voltage higher than V<sub>IN</sub> to provide higher efficiency at low V<sub>IN</sub> voltages, but to avoid false operation; a voltage should not be applied to V<sub>AUX</sub> in the absence of a voltage at V<sub>IN</sub>. V<sub>AUX</sub> can also be operated at a lower voltage than V<sub>IN</sub> to increase efficiencies at high V<sub>IN</sub>.

7. The device contains circuitry to control the switching frequency to approximately 400kHz. The maximum and minimum operating frequency is not tested in production.

Notes:





# Electrical Characteristics (Test conditions: $V_{IN} = V_{AUX} = 12V$ , $T_A = 25$ °C, unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Supply and	reference parameters				•	
V <sub>UV-</sub>	Under-Voltage detection threshold Normal operation to switch disabled	V <sub>IN</sub> or V <sub>AUX</sub> falling (Note 8)		4.5		V
V <sub>UV+</sub>	Under-Voltage detection threshold Switch disabled to normal operation	V <sub>IN</sub> or V <sub>AUX</sub> rising (Note 8)		4.9		V
I <sub>Q-IN</sub>	Quiescent current into VIN	PWM pin floating.		1.5	3	mA
I <sub>Q-AUX</sub>	Quiescent current into VAUX	Output not switching		150	300	μA
I <sub>SB-IN</sub>	Standby current into V <sub>IN</sub> .	PWM pin grounded		90	150	μA
I <sub>SB-AUX</sub>	Standby current into V <sub>AUX</sub> .	for more than 15ms		0.7	10	μA
V <sub>REF</sub>	Internal reference voltage	No load	1.237	1.25	1.263	V
	Change in reference voltage with output	Sourcing 1mA	-5			
$\Delta V_{REF}$	current	Sinking 25µA			5	mV
V <sub>REF_LINE</sub>	Reference voltage line regulation	$V_{IN} = V_{AUX}, 8.0V < V_{IN} = <60V$	-60	-90		dB
V <sub>REF-TC</sub>	Reference temperature coefficient			±50		ppm/°C
DC-DC conv	verter parameters	•	•			
	ADJ input current ( <b>Note 9</b> )	V <sub>ADJ</sub> ≤ 1.25V			100	nA
I <sub>ADJ</sub>		V <sub>ADJ</sub> = 5.0V			5	μA
V <sub>GI</sub>	GI Voltage threshold for boost and buck- boost modes selection ( <b>Note 9</b> )	V <sub>ADJ</sub> = 1.25V			0.8	V
	GI input current (Note 9)	V <sub>GI</sub> ≤1.25V			100	nA
I <sub>GI</sub>		V <sub>GI</sub> = 5.0V			5	μA
I <sub>PWM</sub>	PWM input current	V <sub>PWM</sub> = 5.5V		36	100	μA
t <sub>PWMoff</sub>	PWM pulse width (to enter shutdown state)	PWM input low	10	15	25	ms
T <sub>SDH</sub>	Thermal shutdown upper threshold (GATE output forced low)	Temperature rising.		150		°C
T <sub>SDL</sub>	Thermal shutdown lower threshold (GATE output re-enabled)	Temperature falling.		125		°C
High-Side C	urrent Monitor (Pin ISM)	_				
I <sub>ISM</sub>	Input Current	Measured into ISM pin $V_{ISM} = 12V$		11	20	μA
V <sub>SENSE_acc</sub>	Accuracy of nominal V <sub>SENSE</sub> threshold voltage	V <sub>ADJ</sub> = 1.25V		±0.25	±2	%
V <sub>SENSE-OC</sub>	Over-current sense threshold voltage		300	350	375	mV

 UVLO levels are such that all ZXLD1371 will function above 5.4V for rising supply voltages and function down to 5V for falling supply voltages.
 The ADJ and GI pins have an internal clamp that limits the internal node to less than 3V. This provides some failsafe should those pins get Notes: overdriven.





### Electrical Characteristics (cont.) (Test conditions: VIN = VAUX = 12V, TA = 25°C, unless otherwise specified.)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Dutput Parameters						
V <sub>FLAGL</sub>	FLAG pin low level output voltage	Output sinking 1mA			0.5	V
I <sub>FLAGOFF</sub>	FLAG pin open-drain leakage current	$V_{FLAG} = 40V$			1	μA
		Normal operation	4.2	4.5	4.8	
		Out of regulation (V <sub>SHP</sub> out of range) ( <b>Note 11</b> )	3.3	3.6	3.9	
N/	STATUS Flag no-load output voltage	V <sub>IN</sub> under-voltage (V <sub>IN</sub> < UVLO)	3.3	3.6	3.9	
V <sub>STATUS</sub>	(Note 10)	Switch stalled (t <sub>ON</sub> or t <sub>OFF</sub> > 100µs)	3.3	3.6	3.9	V
		Over-temperature (T <sub>J</sub> > 125°C)	1.5	1.8	2.1	
		Excess sense resistor current (V <sub>SENSE</sub> > 0.32V)	0.6	0.9	1.2	
R <sub>STATUS</sub>	Output impedance of STATUS output	Normal operation		10		kΩ
Driver outp	out (PIN GATE)	•				
V <sub>GATEH</sub>	High level output voltage	No load Sourcing 1mA ( <b>Note 12</b> )	10	11		V
V <sub>GATEL</sub>	Low level output voltage	Sinking 1mA, ( <b>Note 13</b> )			0.5	V
V <sub>GATECL</sub>	High level GATE CLAMP voltage	$V_{IN} = V_{AU X} = V_{ISM} = 18V$ $I_{GATE} = 1mA$		12.8	15	V
I <sub>GATE</sub>	Dynamic peak current available during rise or fall of output voltage	Charging or discharging gate of external switch with Q <sub>G</sub> = 10nC and 400kHz		±300		mA
t <sub>STALL</sub>	Time to assert 'STALL' flag and warning on STATUS output ( <b>Note 14</b> )	GATE low or high		100	170	μs
LED Therr	nal control circuit (T <sub>ADJ</sub> ) parameters					
V <sub>TADJH</sub>	Upper threshold voltage	Onset of output current reduction (V <sub>TADJ</sub> falling)	560	625	690	mV
V <sub>TADJL</sub>	Lower threshold voltage	Output current reduced to <10% of set value (V <sub>TADJ</sub> falling)	380	440	500	mV
I <sub>TADJ</sub>	T <sub>ADJ</sub> pin Input current	$V_{TADJ} = 1.25V$			1	μA

10. In the event of more than one fault/warning condition occurring, the higher priority condition will take precedence. Notes:

For example 'Excessive coil current' and 'Out of regulation' occurring together will produce an output of 0.9V on the STATUS pin. These STATUS pin voltages apply for an input voltage to V<sub>IN</sub> of 7.5V < V<sub>IN</sub> < 60V. Below 7.5V the STATUS pin voltage levels reduce and therefore may not report the correct status. For  $5.4V < V_{IN} < 7.5V$  the flag pin still reports any error by going low. At low V<sub>IN</sub> in Boost and Buck-boost modes an over-current status may be indicated when operating at high boost ratios - this due to the feedback loop increasing the sense voltage.

For more information see the Application Information section about Flag/Status levels.

11. Flag is asserted if VSHP < 1.5V or VSHP > 2.5V

12. GATE is switched to the supply voltage V<sub>AUX</sub> for low values of V<sub>AUX</sub> (5V ≤ V<sub>AUX</sub> ≤ ~12V). For V<sub>AUX</sub> > 12V, GATE is clamped internally to prevent it exceeding 15V.


13. GATE is switched to PGND by an NMOS transistor

14. If ton exceeds tSTALL, the device will force GATE low to turn off the external switch and then initiate a restart cycle. During this phase, ADJ is grounded internally and the SHP pin is switched to its nominal operating voltage, before operation is allowed to resume. Restart cycles will be repeated automatically until the operating conditions are such that normal operation can be sustained. If toFF exceeds tSTALL, the switch will remain off until normal operation is possible.






### **Typical Characteristics**








### **Typical Characteristics – Linear/DC Dimming**








### **Typical Characteristics – PWM/Thermal Dimming**








## **Typical Characteristics** – Buck Mode – $R_S = 75m\Omega - L = 33\mu H - I_{LED} = 2.9A$













ZXLD1371 Document number: DS35436 Rev. 1 - 2






























ZXLD1371 Document number: DS35436 Rev. 1 - 2






### Typical Characteristics - Boost Mode - 8 LEDs - GIRATIO = 0.23




ZXLD1371 Document number: DS35436 Rev. 1 - 2










www.diodes.com



























19 of 42 www.diodes.com





### **Applications Information**

The ZXLD1371 is a high accuracy hysteretic inductive buck/boost/buck-boost controller designed to be used with an external NMOS switch for current-driving single or multiple series-connected LEDs. The device can be configured to operate in buck, boost, or buck-boost modes by suitable configuration of the external components as shown in the schematics shown in the device operation description.

#### **DEVICE DESCRIPTION**

#### a) Buck mode - the most simple buck circuit is shown in Figure 1

Control of the LED current buck mode is achieved by sensing the coil current in the sense resistor Rs, connected between the two inputs of a current monitor within the control loop block. An output from the control loop drives the input of a comparator which drives the gate of the external NMOS switch transistor Q1 via the internal Gate Driver. When the switch is on, the drain voltage of Q1 is near zero. Current flows from VIN, via Rs, LED, coil and switch to ground. This current ramps up until an upper threshold value is reached (see Figure 2). At this point GATE goes low, the switch is turned off and the drain voltage increases to VIN plus the forward voltage, V<sub>F</sub>, of the schottky diode D1. Current flows via Rs, LED, coil and D1 back to VIN. When the coil current has ramped down to a lower threshold value, GATE goes high, the switch is turned on again and the cycle of events repeats, resulting in continuous oscillation. The feedback loop adjusts the NMOS switch duty cycle to stabilize the LED current in response to changes in external conditions, including input voltage and load voltage.

The average current in the sense resistor, LED and coil is equal to the average of the maximum and minimum threshold currents. The ripple current (hysteresis) is equal to the difference between the thresholds. The control loop maintains the average LED current at the set level by adjusting the switch duty cycle continuously to force the average sense resistor current to the value demanded by the voltage on the ADJ pin. This minimizes variation in output current with changes in operating conditions.

The control loop also regulates the switching frequency by varying the level of hysteresis. The hysteresis has a defined minimum (typ 5%) and a maximum (typ 30%). The frequency may deviate from nominal in some conditions. This depends upon the desired LED current, the coil inductance and the voltages at the input and the load. Loop compensation is achieved by a single external capacitor C2, connected between SHP and SGND.

The control loop sets the duty cycle so that the sense voltage is


$$V_{\text{SENSE}} = 0.218 \left( \frac{V_{\text{ADJ}}}{V_{\text{REF}}} \right)$$

Therefore,

$$I_{LED} = \left(\frac{0.218}{R_S}\right) \left(\frac{V_{ADJ}}{V_{REF}}\right)$$
 (Buck mode)  
Equation 1

If the ADJ pin is connected to the REF pin, this simplifies to

$$I_{LED} = \left(\frac{0.218}{R_S}\right)$$
 (Buck mode)








Figure 2. Operating waveforms (Buck mode)



### **Applications Information (cont.)**

#### b) Boost and Buck-Boost modes - the most simple boost/buck-boost circuit is shown in Figure 3

Control in Boost and Buck-boost mode is achieved by sensing the coil current in the series resistor Rs, connected between the two inputs of a current monitor within the control loop block. An output from the control loop drives the input of a comparator which drives the gate of the external NMOS switch transistor Q1 via the internal Gate Driver. When the switch is on, the drain voltage of Q1 is near zero. Current flows from VIN, via Rs, coil and switch to ground. This current ramps up until an upper threshold value is reached (see **Figure 4**). At this point GATE goes low, the switch is turned off and the drain voltage increases to either:

1) the load voltage VLEDS plus the forward voltage of D1 in Boost configuration,

or

 the load voltage VLEDS plus the forward voltage of D1 plus VIN in Buck-boost configuration.

Current flows via Rs, coil, D1 and LED back to VIN (Buckboost mode), or GND (Boost mode). When the coil current has ramped down to a lower threshold value, GATE goes high, the switch is turned on again and the cycle of events repeats, resulting in continuous oscillation.

The feeback loop adjusts the NMOS switch duty cycle to stabilize the LED current in response to changes in external conditions, including input voltage and load voltage. Loop compensation is achieved by a single external capacitor C2, connected between SHP and SGND. Note that in reality, a load capacitor  $C_{OUT}$  is used, so that the LED current waveform shown is smoothed.

The average current in the sense resistor and coil,  $I_{RS}$ , is equal to the average of the maximum and minimum threshold currents and the ripple current (hysteresis) is equal to the difference between the thresholds.

The average current in the LED,  $I_{LED}$ , is always less than  $I_{RS}$ . The feedback control loop adjusts the switch duty cycle, D, to achieve a set point at the sense resistor. This controls  $I_{RS}$ . During the interval  $t_{OFF}$ , the coil current flows through D1 and the LED load. During  $t_{ON}$ , the coil current flows through Q1, not the LEDs. Therefore the set point is modified by D using a gating function to control  $I_{LED}$  indirectly. In order to compensate internally for the effect of the gating function, a control factor, GI\_ADJ is used. GI\_ADJ is set by a pair of external resistors,  $R_{GI1}$  and  $R_{GI2}$ . (**Figure 3**.) This allows the sense voltage to be adjusted to an optimum level for power efficiency without significant error in the LED controlled current.

$$GI_ADJ = \left(\frac{RGI1}{RGI1 + RGI2}\right)$$
 Equation 2  
(Boost and Buck-boost modes)

The control loop sets the duty cycle so that the sense resistor current is

$$I_{RS} = \begin{pmatrix} 0.225 \\ R_{S} \end{pmatrix} \begin{pmatrix} GI\_ADJ \\ 1-D \end{pmatrix} \begin{pmatrix} V_{ADJ} \\ V_{REF} \end{pmatrix}$$
 Equation 3

(Boost and Buck-boost modes)





Figure 3. Boost and Buck-boost configuration



 $I_{RS}$  equals the coil current. The coil is connected only to the switch and the schottky diode. The schottky diode passes the LED current. Therefore the average LED current is the coil current multiplied by the schottky diode duty cycle, 1-D.





$$I_{LED} = I_{RS} (1-D) = \left(\frac{0.225}{R_S}\right) GI_ADJ \left(\frac{V_{ADJ}}{V_{REF}}\right)$$
 (Boost and Buck-boost) Equation 4

This shows that the LED current depends on the ADJ pin voltage, the reference voltage and 3 resistor values (RS, RGI1 and RGI2). It is independent of the input and output voltages.

If the ADJ pin is connected to the REF pin, this simplifies to

$$I_{LED} = \left(\frac{0.225}{R_S}\right) GI_ADJ$$
 (Boost and Buck-boost)

Now  $I_{\text{LED}}$  is dependent only on the 3 resistor values.

Considering power dissipation and accuracy, it is useful to know how the mean sense voltage varies with input voltage and other parameters.

$$V_{RS} = I_{RS} R_{S} = 0.225 \left(\frac{GI\_ADJ}{1-D}\right) \left(\frac{V_{ADJ}}{V_{REF}}\right)$$
 (Boost and Buck-boost) Equation 5

This shows that the sense voltage varies with duty cycle in Boost and Buck-boost configurations.





#### APPLICATION CIRCUIT DESIGN

External component selection is driven by the characteristics of the load and the input supply, since this will determine the kind of topology being used for the system. Component selection begins with the current setting procedure, the inductor/frequency setting and the MOSFET selection. Finally after selecting the freewheeling diode and the output capacitor (if needed), the application section will cover the PWM dimming and thermal feedback. The full procedure is greatly accelerated by the web **Calculator** spreadsheet, which includes fully automated component selection, and is available on the Diodes web site. However the full calculation is also given here.

Please note the following particular feature of the web Calculator. The GI ratio can be set for Automatic calculation, or it can be fixed at a chosen value. When optimizing a design, it is best first to optimize for the chosen voltage range of most interest, using the Automatic setting. In order to subsequently evaluate performance of the circuit over a wider input voltage range, fix the GI ratio in the Calculator input field, and then set the desired input voltage range.

Some components depend upon the switching frequency and the duty cycle. The switching frequency is regulated by the ZXLD1371 to a large extent, depending upon conditions. This is discussed in a later paragraph dealing with coil selection.

#### **Duty Cycle Calculation and Topology Selection**

The duty cycle is a function of the input and output voltages. Approximately, the MOSFET switching duty cycle is

$D_{BUCK} \approx \frac{V_{OUT}}{V_{IN}}$	for Buck	
D <sub>BOOST</sub> ≈ $\frac{V_{OUT} - V_{IN}}{V_{OUT}}$	for Boost	Equation 6
$D_{BB} \approx \frac{V_{OUT}}{V_{OUT} + V_{IN}}$	for Buck-Boost	

Because D must always be a positive number less than 1, these equations show that

V <sub>OUT</sub> < V <sub>IN</sub>	for Buck (voltage step-down)
V <sub>OUT</sub> > V <sub>IN</sub>	for Boost (voltage step-up)
$V_{OUT}$ > or = or < $V_{IN}$	for Buck-boost (voltage step-down or step-up)

This allows us to select the topology for the required voltage range.

More exact equations are used in the web Calculator. These are:

$D_{BUCK} = \frac{V_{OUT} + V_F + I_O}{V_{IN} + V_F}$		for Buck	
$D_{POOST} = $	<sub>IN</sub> (R <sub>S</sub> +R <sub>COIL</sub> ) + V <sub>F</sub> V <sub>F</sub> - V <sub>DSON</sub>	for Boost	Equation 7
	I <sub>IN</sub> +I <sub>OUT</sub> )(R <sub>S</sub> +R <sub>COIL</sub> ) / <sub>IN</sub> + V <sub>F</sub> - V <sub>DSON</sub>	for Buck-boost	
V/ apportive diad	le ferward valtage estimated f	or the expected coil current law	

where V<sub>F</sub>

F = schottky diode forward voltage, estimated for the expected coil current, I<sub>COIL</sub>

 $V_{\text{DSON}}$  = MOSFET drain source voltage in the ON condition (dependent on R<sub>DSON</sub> and drain current = I<sub>COIL</sub>)

R<sub>COIL</sub> = DC winding resistance of L1





The additional terms are relatively small, so the exact equations will only make a significant difference at lower operating voltages at the input and output, i.e. low input voltage or a small number of LEDs connected in series. The estimates of  $V_F$  and  $V_{DSON}$  depend on the coil current. The mean coil current,  $I_{COIL}$  depends upon the topology and upon the mean terminal currents as follows:

$I_{COIL} = I_{LED}$	for Buck	
$I_{COIL} = I_{IN}$	for Boost	Equation 8
$I_{COIL} = I_{IN} + I_{LED}$	for Buck-boost	

 $I_{LED}$  is the target LED current and is already known.  $I_{IN}$  will be calculated with some accuracy later, but can be estimated now from the electrical power efficiency. If the expected efficiency is roughly 90%, the output power  $P_{OUT}$  is 90% of the input power,  $P_{IN}$ , and the coil current is estimated as follows.

or 
$$P_{OUT} \approx 0.9 P_{IN}$$
  
 $I_{LED} N V_{LED} \approx 0.9 I_{IN} V_{IN}$ 

where N is the number of LEDs connected in series, and V<sub>LED</sub> is the forward voltage drop of a single LED at I<sub>LED</sub>.

So 
$$I_{IN} \approx \frac{I_{LED} N V_{LED}}{0.9 V_{IN}}$$
 Equation 9

**Equation 9** can now be used to find  $I_{COIL}$  in **Equation 8**, which can then be used to estimate the small terms in **Equation 7**. This completes the calculation of Duty Cycle and the selection of Buck, Boost or Buck-boost topology.

An initial estimate of duty cycle is required before we can choose a coil. In **Equation** 7, the following approximations are recommended:

V <sub>F</sub>	= 0.5V	
$I_{IN \times}(R_S + R_{COIL})$	= 0.5V	
$I_{OUT \times}(R_{S}+R_{COIL})$		= 0.5V
V <sub>DSON</sub>	= 0.1V	
$(I_{IN}+I_{OUT})(R_S+R_{COIL})$	= 1.1V	

Then Equation 7 becomes

$D_{BUCK} \approx \frac{V_{OUT} + 1}{V_{IN} + 0.4}$	for Buck	
$D_{BOOST} \approx \frac{V_{OUT} - V_{IN} + 1}{V_{OUT} + 0.4}$	for Boost	Equation 7a
$D_{BB} \approx \frac{V_{OUT} + 1.6}{V_{OUT} + V_{IN} + 0.4}$	for Buck-boost	

#### Setting the LED Current

The LED current requirement determines the choice of the sense resistor Rs. This also depends on the voltage on the ADJ pin and the voltage on the GI pin, according to the topology required.

The ADJ pin may be connected directly to the internal 1.25V reference ( $V_{REF}$ ) to define the nominal 100% LED current. The ADJ pin can also be driven with an external dc voltage between 125mV and 1.25V to adjust the LED current proportionally between 10% and 100% of the nominal value.

For a divider ratio GI\_ADJ greater than 0.65V, the ZXLD1371 operates in Buck mode when  $V_{ADJ} = 1.25V$ . If GI\_ADJ is less than 0.65V (typical), the device operates in Boost or buck-Boost mode, according to the load connection. This 0.65V threshold varies in proportion to  $V_{ADJ}$ , i.e., the Buck mode threshold voltage is 0.65  $V_{ADI}$  /1.25 V.

ADJ and GI are high impedance inputs within their normal operating voltage ranges. An internal 1.3V clamp protects the device against excessive input voltage and limits the maximum output current to approximately 4% above the maximum current set by V<sub>REF</sub> if the maximum input voltage is exceeded.



Boost and Buck-boost topology

there is not a unique solution. From Equation 4,

If ADJ is connected to REF, this becomes



ZXLD1371

### Applications Information (cont.)

#### Buck topology

In Buck mode, GI is connected to ADJ as in Figure 5. The LED current depends only upon R<sub>S</sub>, V<sub>ADJ</sub> and V<sub>REF</sub>. From Equation 1 above,

**Equation 10** 

If ADJ is directly connected to VREF, this becomes:





Figure 5. Setting LED current in Buck configuration



GI\_ADJ is given by Equation 2, repeated here for convenience:

For Boost and Buck-boost topologies, the LED current depends upon the resistors,  $R_S$ ,  $R_{GI1}$ , and  $R_{GI2}$  as in **Equations 4** and **2** above. There is more than one degree of freedom. That is to say,

Figure 6. Setting LED current in Boost and Buck-boost configurations

Note that from considerations of ZXLD1371 input bias current, the recommended limits for  $R_{GI1}$  are:  $22k\Omega < R_{GI1} < 100k\Omega$  Equation 12

The additional degree of freedom allows us to select GI\_ADJ within limits but this may affect overall performance a little. As mentioned above, the working voltage range at the GI pin is restricted. The permitted range of GI\_ADJ in Boost or Buck-boost configuration is

**Equation 11** 

$$0.2 < GI_ADJ < 0.5$$

The mean voltage across the sense resistor is

$$V_{\rm RS} = I_{\rm COIL} R_{\rm S}$$

Note that if GI\_ADJ is made larger, these equations show that  $R_S$  is increased and  $V_{RS}$  is increased. Therefore, for the same coil current, the dissipation in  $R_S$  is increased. So, in some cases, it is better to minimize GI\_ADJ. However, consider **Equation 5**. If ADJ is connected to REF, this becomes

Equation 13

Equation 14

This shows that  $V_{RS}$  becomes smaller than 225mV if GI\_ADJ < 1 - D. If also D is small,  $V_{RS}$  can become too small. For example if D = 0.2, and GI\_ADJ is the minimum value of 0.2, then  $V_{RS}$  becomes 0.225\* 0.2 / 0.8 = 56.25 mV. This will increase the LED current error due to small offsets in the system, such as mV drop in the copper printed wiring circuit, or offset uncertainty in the ZXLD1371. If now, GI\_ADJ is increased to 0.4 or 0.5,  $V_{RS}$  is increased to a value greater than 100mV.




Table 1

$$GI_ADJ = \left(\frac{RGI1}{RGI1 + RGI2}\right) = \frac{33k}{33k + 75k} = 0.305$$

A preferred value of  $R_{SB005HBB} = 0.2\Omega$  will give the desired LED current with an error of 2% due to the preferred value selection.

This completes	the LED	current	setting.

## **Applications Information (cont.)**

This will give small enough ILED error for most practical purposes. Satisfactory operation will be obtained if VRS is more than about 80mV. This means GI\_ADJ should be greater than  $(1-D_{MIN}) * 80/225 = (1-D_{MIN}) * 0.355$ .

There is also a maximum limit on V<sub>RS</sub> which gives a maximum limit for GI\_ADJ. If V<sub>RS</sub> exceeds approximately 300mV, or 133% of 225mV, the STATUS output may indicate an over-current condition. This will happen for larger D<sub>MAX</sub>. Therefore, together with the requirement of Equation 13, the recommended range for GI\_ADJ is

$$0.355 \; (\; 1\text{-}D_{\text{MIN}}) \; < \; GI\_ADJ < 1.33 \; (\; 1\text{-}D_{\text{MAX}})$$

An optimum compromise for GI\_ADJ has been suggested, i.e.

$$GI\_ADJ_{AUTO} = 1 - D_{MAX}$$

 $R_{GI2} = R_{GI1} \left( \frac{1 - GI_ADJ}{GI_ADJ} \right)$ 

This value has been used for the "Automatic" setting of the web Calculator. If 1-D<sub>MAX</sub> is less than 0.2, then GI\_ADJ is set to 0.2. If 1-  $D_{MAX}$  is greater than 0.5 then GI\_ADJ is set to 0.5.

Once GI\_ADJ has been selected, a value of RGI1 can be selected from Equation 12. Then RGI2 is calculated as follows, rearranging Equation 2:

For example to drive 12 LEDS at a current of 350mA from a 12V supply requires Boost configuration. Each LED has a forward voltage of 
$$3.2V$$
 at  $350$ mA, so Vout =  $3.2*12 = 38.4V$ . From **Equation 6**, the duty cycle is approximately

$$\frac{(V_{OUT} - V_{IN})}{V_{OUT}} = \frac{(38.4 - 12)}{38.4} = 0.6875$$

From Equation 16, we set  $GI_ADJ$  to 1 - D = 0.3125.

IF  $R_{GI1} = 33k\Omega$ , then from Equation 17,  $R_{GI2} = 33000^{*} (1 - 0.3125) / 0.3125 = 72.6k\Omega$ . Let us choose the preferred value  $R_{GI2} = 75k\Omega$ . Now GI\_ADJ is adjusted to the new value, using Equation 2.

$$GI\_ADJ = \left(\frac{RGI1}{RGI1 + RGI2}\right) = \frac{33k}{33k + 75k} = 0.305$$

Now we calculate Rs from Equation 11. Assume ADJ is connected to REF.

$$R_{SBoostBB} = \left(\frac{0.225}{I_{LED}}\right) \ GI\_ADJ\left(\frac{V_{ADJ}}{V_{REF}}\right) = \frac{0.225}{0.35} \ ^{*} \ 0.305 = \ 0.196 \ \Omega$$

Table 1 shows typical resistor values used to determine the GI\_ADJ ratio with E24 series resistors.

GI ratio	RGI1	RG2	
0.2	30kΩ	120kΩ	
0.25	<b>33k</b> Ω	100kΩ	
0.3	39kΩ	91kΩ	
0.35	30kΩ	56k $\Omega$	
0.4	100kΩ	150kΩ	
0.45	51kΩ	62kΩ	
0.5	30kΩ	30kΩ	

**Equation 16** 

Equation 17

Equation 15

A Product Line of Diodes Incorporated




**ZXLD1371** 





#### Inductor Selection and frequency Control

The selection of the inductor coil, L1, requires knowledge of the switching frequency and current ripple, and also depends on the duty cycle to some extent. In the hysteretic converter, the frequency depends upon the input and output voltages and the switching thresholds of the current monitor. The peak-to-peak coil current is adjusted by the ZXLD1371 to control the frequency to a fixed value. This is done by controlling the switching thresholds within particular limits. This effectively much reduces the overall frequency range for a given input voltage range. Where the input voltage range is not excessive, the frequency is regulated to approximately 390kHz. This is helpful in terms of EMC and other system requirements. **Figure 7** shows practical results of switching frequency driving 8 LEDs at 350mA.



For larger input voltage variation, or when the choice of coil inductance is not optimum, the switching frequency may depart from the regulated value, but the regulation of LED current remains successful. If desired, the frequency can to some extent be increased by using a smaller inductor, or decreased using a larger inductor. The web Calculator will evaluate the frequency across the input voltage range and the effect of this upon power efficiency and junction temperatures.

Determination of the input voltage range for which the frequency is regulated may be required. This calculation is very involved, and is not given here. However the performance in this respect can be evaluated within the web Calculator for the chosen inductance.

The inductance is given as follows in terms of peak-to-peak ripple current in the coil, ΔI<sub>L</sub> and the MOSFET on time, t<sub>ON</sub>.

$$L1 = \{ V_{IN} - N V_{LED} - I_{OUT} (R_{DSON} + R_{COIL} + R_S) \} \frac{t_{ON}}{\Delta I_L} \text{ for Buck}$$

$$L1 = \{ V_{IN} - I_{IN} (R_{DSON} + R_{COIL} + R_S) \} \frac{t_{ON}}{\Delta I_L} \text{ for Boost}$$

$$L1 = \{ V_{IN} - (I_{IN} + I_{OUT}) (R_{DSON} + R_{COIL} + R_S) \} \frac{t_{ON}}{\Delta I_L} \text{ for Buck-boost}$$

Therefore In order to calculate L1, we need to find  $I_{IN}$ ,  $t_{ON}$ , and  $\Delta I_L$ . The effects of the resistances are small and will be estimated.

I<sub>IN</sub> is estimated from **Equation 9**.

t<sub>ON</sub> is related to switching frequency, f, and duty cycle, D, as follows:

$$t_{ON} = \frac{D}{f}$$
 Equation 19

As the regulated frequency is known, and we have already found D from **Equation 7** or the approximation **Equation 7b**, this allows calculation of t<sub>ON</sub>.

Equation 18





The ZXLD1371 sets the ripple current, ΔI<sub>L</sub>, to between nominally 10% and 30% of the mean coil current, I<sub>COIL</sub>, which is found from Equation 8. The device adjusts the ripple current within this range in order to regulate the switching frequency. We therefore need to use a ΔI<sub>L</sub> value of 20% of I<sub>COIL</sub> to find an inductance which is optimized for the input voltage range. The range of ripple current control is also modulated by other circuit parameters as follows.

$$\Delta I_{LMAX} = \left\{ 0.06 + 0.24 \left( \frac{V_{ADJ}}{V_{REF}} \right) \right\} \frac{1-D}{GI\_ADJ} I_{COIL}$$
  
$$\Delta I_{LMIN} = \left\{ 0.02 + 0.08 \left( \frac{V_{ADJ}}{V_{REF}} \right) \right\} \frac{1-D}{GI\_ADJ} I_{COIL}$$
  
$$\Delta I_{LMID} = \left\{ 0.04 + 0.16 \left( \frac{V_{ADJ}}{V_{REF}} \right) \right\} \frac{1-D}{GI\_ADJ} I_{COIL}$$

If ADJ is connected to REF, this simplifies to

$$\Delta I_{\text{LMAX}} = 0.3 \frac{1 \text{-D}}{\text{GI}_{\text{ADJ}}} I_{\text{COIL}}$$

$$\Delta I_{\text{LMIN}} = 0.1 \frac{1 \text{-D}}{\text{GI}_{\text{ADJ}}} I_{\text{COIL}}$$

$$\Delta I_{\text{LMID}} = 0.2 \frac{1 \text{-D}}{\text{GI}_{\text{ADJ}}} I_{\text{COIL}}$$

where  $\Delta I_{LMID}$  is the value we must use in **Equation 18**. We have now established the inductance value.

The chosen coil should saturate at a current greater than the peak sensed current. This saturation current is the DC current for which the inductance has decreased by 10% compared to the low current value.

Assuming ±10% ripple current, we can find this peak current from Equation 8, adjusted for ripple current:

 $I_{COILPEAK} = 1.1 I_{LED}$ I<sub>COILPEAK</sub> = 1.1 I<sub>INMAX</sub>  $I_{COILPEAK} = 1.1 I_{INMAX} + I_{LED}$ 

for Buck for Boost for Buck-boost

Equation 21

where  $I_{INMAX}$  is the value of  $I_{IN}$  at minimum  $V_{IN}$ .

The mean current rating is also a factor, but normally the saturation current is the limiting factor.

The following websites may be useful in finding suitable components www.coilcraft.com www.niccomp.com www.wuerth-elektronik.de

#### **MOSFET Selection**

The ZXLD1371 requires an external NMOS FET as the main power switch with a voltage rating at least 15% higher than the maximum circuit voltage to ensure safe operation during the overshoot and ringing of the switch node. The current rating is recommended to be at least 10% higher than the average transistor current. The power rating is then verified by calculating the resistive and switching power losses.

P = Presistive + Pswitching

#### **Resistive power losses**

The resistive power losses are calculated using the RMS transistor current and the MOSFET on-resistance. Calculate the current for the different topologies as follows:

**Buck mode** 

 $I_{MOSFETMAX} = I_{LED}$ 

Boost / Buck-boost mode

 $I_{MOSFETMAX} = \frac{I_{LED}}{1 - D_{MAX}}$ 

Equation 20

Equation 20a





During the on-time, the MOSFET switch current is equal to the coil current. The rms MOSFET current is  $I_{COIL} \sqrt{D}$  where  $I_{COIL}$  is the mean coil current. Therefore the approximate RMS current in the MOSFET during  $t_{ON}$  is: Buck mode

$$I_{\text{MOSFETRMS}} = I_{\text{LED}} \sqrt{D}$$

Boost / Buck-boost mode

$$I_{\text{MOSFETRMS}} = \frac{\sqrt{D}}{1-D} X I_{\text{LED}}$$

The resistive power dissipation of the MOSFET is:

Presistive = MOSFETRMS<sup>2</sup> x RDS(ON)

#### Switching power losses

Calculating the switching MOSFET's switching loss depends on many factors that influence both turn-on and turn-off. Using a first order rough approximation, the switching power dissipation of the MOSFET is:

$$P_{switching} = \frac{C_{RSS} \times V^2_{IN} \times f_{sw} \times I_{LOAD}}{I_{GATE}}$$

where

C<sub>RSS</sub> is the MOSFET's reverse-transfer capacitance (a data sheet parameter),

f<sub>SW</sub> is the switching frequency,

I<sub>GATE</sub> is the MOSFET gate-driver's sink/source current at the MOSFET's turn-on threshold.

Matching the MOSFET with the controller is primarily based on the rise and fall time of the gate voltage. The best rise/fall time in the application is based on many requirements, such as EMI (conducted and radiated), switching losses, lead/circuit inductance, switching frequency, etc. How fast a MOSFET can be turned on and off is related to how fast the gate capacitance of the MOSFET can be charged and discharged. The relationship between C (and the relative total gate charge Qg), turn-on/turn-off time and the MOSFET driver current rating can be written as:

$$dt = \frac{dV \cdot C}{I} = \frac{Qg}{I}$$
where  

$$dt = turn-on/turn-off time$$

$$dV = gate voltage$$

$$C = gate capacitance = Qg/V$$

$$I = drive current - constant current source (for the given voltage value)$$

Here the constant current source" I " usually is approximated with the peak drive current at a given driver input voltage. Example 1)

Using the DMN6068 MOSFET ( $V_{DS(MAX)} = 60V$ ,  $I_{D(MAX)} = 8.5A$ ):

$$\rightarrow$$
 Q<sub>G</sub> = 10.3nC at V<sub>GS</sub> = 10V

ZXLD1371 I<sub>PEAK</sub> = I<sub>GATE</sub> = 300mA

$$dt = \frac{Q_g}{I_{PFAK}} = \frac{10.3nC}{300mA} = 35ns$$

Assuming that cumulatively the rise time and fall time can account for a maximum of 10% of the period, the maximum frequency allowed in this condition is:

 $t_{\text{PERIOD}} = 20^{*} \text{dt} \rightarrow \text{f} = 1/t_{\text{PERIOD}} = 1.43 \text{MHz}$ 

This frequency is well above the max frequency the device can handle, therefore the DNM6068 can be used with the ZXLD1371 in the whole spectrum of frequencies recommended for the device (from 300kHz to 1MHz).





Example 2)

Using the ZXMN6A09K ( $V_{DS(MAX)} = 60V$ ,  $I_{D(MAX)} = 12.2A$ ):

 $\rightarrow$  Q<sub>G</sub> = 29nC at V<sub>GS</sub> = 10V

ZXLD1371 I<sub>PEAK</sub> = 300mA

 $dt = \frac{Q_g}{IPEAK} = \frac{29nC}{300mA} = 97ns$ 

Assuming that cumulatively the rise time and fall time can account for a maximum of 10% of the period, the maximum frequency allowed in this condition is:

 $f = 1/t_{PERIOD} = 515kHz$  $t_{PERIOD} = 20^* dt$  $\rightarrow$ 

This frequency is within the recommended frequency range the device can handle, therefore the ZXMN6A09K is recommended to be used with the ZXLD1371 for frequencies from 300kHz to 500kHz).

The recommended total gate charge for the MOSFET used in conjunction with the ZXLD1371 is less than 30nC.

#### **Junction Temperature Estimation**

Finally, the ZXLD1371 junction temperature can be estimated using the following equations:

Total supply current of ZXLD1371:

I<sub>QTOT</sub> ≈ I<sub>Q</sub> + f • Q<sub>G</sub>

Where  $I_Q$  = total quiescent current  $I_{Q-IN} + I_{Q-AUX}$ 

Power consumed by ZXLD1371

 $P_{IC} = V_{IN} \bullet (I_{O} + f \bullet Qg)$ 


Or in case of separate voltage supply, with V<sub>AUX</sub> < 15V

$$\mathsf{P}_{\mathsf{IC}} = \mathsf{V}_{\mathsf{IN}} \bullet \mathsf{I}_{\mathsf{Q}\mathsf{-}\mathsf{IN}} + \mathsf{V}_{\mathsf{aux}} \bullet (\mathsf{I}_{\mathsf{Q}\mathsf{-}\mathsf{AUX}} + \mathsf{f} \bullet \mathsf{Qg})$$

 $T_J = T_A + P_{IC} \bullet \theta_{JA} =$ 

 $T_A + P_{IC} \bullet (\theta_{JC} + \theta_{CA})$ 

Where the total quiescent current I<sub>QTOT</sub> consists of the static supply current (I<sub>Q</sub>) and the current required to charge and discharge the gate of the power MOSFET. Moreover the part of thermal resistance between case and ambient depends on the PCB characteristics.



mounted on test board according to JESD51





#### **Diodes Selection**

For maximum efficiency and performance, the rectifier (D1) should be a fast low capacitance Schottky diode\* with low reverse leakage at the maximum operating voltage and temperature. The Schottky diode also provides better efficiency than silicon PN diodes, due to a combination of lower forward voltage and reduced recovery time.

It is important to select parts with a peak current rating above the peak coil current and a continuous current rating higher than the maximum output load current. In particular, it is recommended to have a voltage rating at least 15% higher than the maximum transistor voltage to ensure safe operation during the ringing of the switch node and a current rating at least 10% higher than the average diode current. The power rating is verified by calculating the power loss through the diode.

The higher forward voltage and overshoot due to reverse recovery time in silicon diodes will increase the peak voltage on the Drain of the external MOSFET. If a silicon diode is used, care should be taken to ensure that the total voltage appearing on the Drain of the external MOSFET, including supply ripple, does not exceed the specified maximum value.

\*A suitable Schottky diode for a switching current of up to about 1.5A would be PDS3100 (Diodes Inc).

#### **Output Capacitor**

An output capacitor may be required to limit interference or for specific EMC purposes. For boost and buck-boost regulators, the output capacitor provides energy to the load when the freewheeling diode is reverse biased during the first switching subinterval. An output capacitor in a buck topology will simply reduce the LED current ripple below the inductor current ripple. In other words, this capacitor changes the current waveform through the LED(s) from a triangular ramp to a more sinusoidal version without altering the mean current value.

In all cases, the output capacitor is chosen to provide a desired current ripple of the LED current (usually recommended to be less than 40% of the average LED current).

Buck:

$$C_{OUTPUT} = \frac{\Delta I_{L-PP}}{8 x f_{SW} x r_{I FD} x \Delta I_{I FD-PP}}$$

#### **Boost and Buck-boost**

$$C_{\text{OUTPUT}} = \frac{D \, x \, \Delta I_{\text{L-PP}}}{f_{\text{SW}} \, x \, r_{\text{LED}} \, x \, \Delta I_{\text{LED-PF}}}$$

where:

- $\Delta I_{L-PP}$  is the ripple of the inductor current, usually ± 20% of the average sensed current
- △I<sub>LED-PP</sub> is the ripple of the LED current, it should be <40% of the LEDs average current
- f<sub>sw</sub> is the switching frequency (From graphs and calculator)
- r<sub>LED</sub> is the dynamic resistance of the LEDs string (n times the dynamic resistance of the single LED from the datasheet of the LED manufacturer).

The output capacitor should be chosen to account for derating due to temperature and operating voltage. It must also have the necessary RMS current rating. The minimum RMS current for the output capacitor is calculated as follows:

#### Buck

$$I_{\text{COUTPUTRMS}} = \frac{I_{\text{LED}-PP}}{\sqrt{12}}$$

**Boost and Buck-boost** 

$$I_{\text{COUTPUTRMS}} = I_{\text{LED}} \sqrt{\frac{D_{\text{MAX}}}{1 - D_{\text{MAX}}}}$$

Ceramic capacitors with X7R dielectric are the best choice due to their high ripple current rating, long lifetime, and performance over the voltage and temperature ranges.





#### **Input Capacitor**

The input capacitor can be calculated knowing the input voltage ripple  $\Delta V_{\text{IN-PP}}$  as follows: **Buck** 

$$C_{IN} = \frac{D x (1-D) x I_{LED}}{f_{SW} x \Delta V_{IN-PP}}$$

Use D = 0.5 as worst case

Boost

$$C_{IN} = \frac{\Delta I_{L-PP}}{8 x f_{SW} x \Delta V_{IN-PP}}$$

**Buck-boost** 

 $C_{IN} = \frac{D \, x \, I_{LED}}{f_{SW} \, x \, \Delta V_{IN-PP}} \qquad \qquad \text{Use } D = D_{MAX} \text{ as worst case}$ 

The minimum RMS current for the output capacitor is calculated as follows: **Buck** 

$$I_{CIN-RMS} = I_{LED} x \sqrt{Dx(1-D)}$$

use D=0.5 as worst case

Boost

$$I_{\text{CIN-RMS}} = \frac{I_{\text{L-PP}}}{\sqrt{12}}$$

**Buck-boost** 

$$I_{CIN-RMS} = I_{LED} x \sqrt{\frac{D}{(1-D)}}$$

Use D=D<sub>MAX</sub> as worst case

### **LED Current Dimming**

The ZXLD1371 has 3 dimming methods for reducing the average LED current

- 1. DC dimming using the ADJ pin
- 2. PWM dimming using the PWM pin
- 3. DC dimming for thermal protection using the TADJ pin.

#### **DC** Dimming

The ZXLD1371 has a clamp on the ADJ pin to prevent over-driving of the LED current which results in the maximum voltage being applied to internal circuitry is the reference voltage. This provides a 10:1 dynamic range of dc LED current adjustment.


The equation for DC dimming of the LED current is approximately:

$$I_{\text{LED}_{\text{DIM}}} = I_{\text{LED}_{\text{NOM}}} \left( \frac{V_{\text{ADJ}}}{V_{\text{REF}}} \right)$$

Where

 $I_{LED\_DIM}$  is the dimmed LED current  $I_{LED\_NOM}$  is the LED current with  $V_{ADJ}$  = 1.25V

One consequence of DC dimming is that as the ADJ pin voltage is reduced the sense voltage will also be reduced which has an impact on accuracy and switching frequency especially at lower ADJ pin voltages.







### **PWM Output Current Control & Dimming**

The ZXLD1371 has a dedicated PWM dimming input that allows a wide dimming frequency range from 100Hz to 1kHz with up to 1000:1 resolution; however higher dimming frequencies can be used – at the expense of dimming dynamic range and accuracy.

Typically, for a PWM frequency of 1kHz, the error on the current linearity is lower than 5%; in particular the accuracy is better than 1% for PWM from 5% to 100%. This is shown in the graph below:




Figure 10. LED Current Linearity and Accuracy with PWM Dimming at 1kHz

For a PWM frequency of 100Hz, the error on the current linearity is lower than 2.5%; it becomes negligible for PWM greater than 5%. This is shown in the graph below:




Figure 11. LED Current Linearity and Accuracy with PWM Dimming at 100Hz

The PWM pin is designed to be driven by both 3.3V and 5V logic levels and as such doesn't require open collector/drain drive. It can also be driven by an open drain/collector transistor. In this case the designer can either use the internal pull-up network or an external pull-up network in order to speed-up PWM transitions, as shown in the Boost/ Buck-Boost section.







### **Applications Information (cont.)**

LED current can be adjusted digitally, by applying a low frequency PWM logic signal to the PWM pin to turn the controller on and off. This will produce an average output current proportional to the duty cycle of the control signal. During PWM operation, the device remains powered up and only the output switch is gated by the control signal.

The PWM signal can achieve very high LED current resolution. In fact, dimming down from 100% to 0, a minimum pulse width of  $2\mu$ s can be achieved resulting in very high accuracy. While the maximum recommended pulse is for the PWM signal is10ms.



The device can be put in standby by taking the PWM pin to ground, or pulling it to a voltage below 0.4V with a suitable open collector NPN or open drain NMOS transistor, for a time exceeding 15ms (nominal). In the shutdown state, most of the circuitry inside the device is switched off and residual quiescent current will be typically  $90\mu$ A. In particular, the Status pin will go down to GND while the FLAG and REF pins will stay at their nominal values.



#### **Thermal Control of LED Current**

For thermal control of the LEDs, the ZXLD1371 monitors the voltage on the TADJ pin and reduces output current if the voltage on this pin falls below 625mV. An external NTC thermistor and resistor can therefore be connected as shown below to set the voltage on the TADJ pin to 625mV at the required temperature threshold. This will give 100% LED current below the threshold temperature and a falling current above it as shown in the graph. The temperature threshold can be altered by adjusting the value of Rth and/or the thermistor to suit the requirements of the chosen LED.

The Thermal Control feature can be disabled by connecting TADJ directly to REF.

Here is a simple procedure to design the thermal feedback circuit:

- 1) Select the temperature threshold T<sub>threshold</sub> at which the current must start to decrease
- 2) Select the Thermistor TH1 (both resistive value at 25°C and beta)
- 3) Select the value of the resistor  $R_{th}$  as  $R_{th} = TH$  at  $T_{threshold}$








Figure 14. Thermal Feedback Network

The thermistor resistance, R<sub>T</sub>, at a temperature of T degrees Kelvin is given by

$$R_{T} = R_{R} e^{B\left(\frac{1}{T} - \frac{1}{T_{R}}\right)}$$

Where

 $R_{\text{R}}$  is the thermistor resistance at the reference temperature,  $T_{\text{R}}$ 

 $T_R$  is the reference temperature, in Kelvin, normally 273 + 25 = 298K (25°C)

B is the "beta" value of the thermistor.

For example,

- 1) Temperature threshold  $T_{\text{threshold}} = 273 + 70 = 343 \text{K}$  (70°C)
- 2) TH1 = 10k $\Omega$  at 25°C and B = 3900  $\rightarrow$  R<sub>T</sub> = 1.8k $\Omega$  @ 70°C
- 3)  $R_{th} = R_T \text{ at } T_{threshold} = 1.8 k\Omega$

#### **Over-Temperature Shutdown**

The ZXLD1371 incorporates an over-temperature shutdown circuit to protect against damage caused by excessive die temperature. A warning signal is generated on the STATUS output when die temperature exceeds 125°C nominal and the output is disabled when die temperature exceeds 150°C nominal. Normal operation resumes when the device cools back down to 125°C.



#### **FLAG/STATUS Outputs**

The FLAG/STATUS outputs provide a warning of extreme operating or fault conditions. FLAG is an open-drain logic output, which is normally off, but switches low to indicate that a warning, or fault condition exists. STATUS is a DAC output, which is normally high (4.5V), but switches to a lower voltage to indicate the nature of the warning/fault.

Conditions monitored, the method of detection and the nominal STATUS output voltage are given in the following table (Note 15):

#### Table 2


Warning/Fault condition	n Severity Monitored (Note 16) parameters		FLAG	Nominal STATUS voltage
Normal operation			Н	4.5V
Supply under-voltage	1	$V_{AUX} < 5.0V$	L	4.5V
Supply under-voltage	2	V <sub>IN</sub> < 5.6V	L	< 3.6V
Output current out of regulation (Note 17)	2	V <sub>SHP</sub> outside normal voltage range	L	3.6V
Driver stalled with switch 'on', or 'off' (Note 18)	2	t <sub>ON</sub> , or t <sub>OFF</sub> > 100µs	L	3.6V
Device temperature above maximum recommended operating value	3	T <sub>J</sub> > 125°C	L	1.8V
Sense resistor current I <sub>RS</sub> above specified maximum	4	V <sub>SENSE</sub> > 0.3V	L	0.9V

Notes: 15. These STATUS pin voltages apply for an input voltage,V<sub>IN</sub>, of 7.5V < V<sub>IN</sub> < 60V. Below 7.5V the STATUS pin voltage levels reduce and therefore may not report the correct status. For 5.4V < V<sub>IN</sub> < 7.5V the flag pin still reports an error by going low. At low V<sub>IN</sub> in Boost and Buck-boost modes an over-current status may be indicated when operating at high boost ratios — this due to the feedback loop increasing the sense voltage.

16. Severity 1 denotes lowest severity.

17. This warning will be indicated if the output power demand is higher than the available input power; the loop may not be able to maintain regulation.

 This warning will be indicated if the gate pin stays at the same level for greater than 100µs (e.g. the output transistor cannot pass enough current to reach the upper switching threshold).








In the event of more than one fault/warning condition occurring, the higher severity condition will take precedence. E.g. 'Excessive coil current' and 'Out of regulation' occurring together will produce an output of 0.9V on the STATUS pin.

If  $V_{ADJ}>1.7V$ ,  $V_{SENSE}$  may be greater than the excess coil current threshold in normal operation and an error will be reported. Hence, STATUS and FLAG are only guaranteed for  $V_{ADJ} \le V_{REF}$ .

Diagnostic signals should be ignored during the device start – up for 100 $\mu$ s. The device start up sequence will be initiated both during the first power on of the device or after the PWM signal is kept low for more than 15ms, initiating the standby state of the device.

In particular, during the first  $100\mu$ s the diagnostic is signaling an over-current then an out-of-regulation status. These two events are due to the charging of the inductor and are not true fault conditions.





#### **Reduced Input Voltage Operation**

To facilitate operation in automotive and other applications, that have large transient reductions in system supply voltage, the ZXLD1371 is now capable of operating down to input voltages as low as 5.0V. Care must be taken when operating at these lower supply voltages to ensure that the external MOSFET is correctly enhanced and that the boosting ratio is not increased to excessive amounts where both the duty cycle and peak-switch current limits are not exceeded. The device will operate down to 5.0V, but for reliable start up  $V_{IN}$  must be higher than 5.4V. The designer should also take into account any noise that may occur on the supply lines.

In Buck-boost and Boost modes (most common topologies for applications likely to require transient operation down to supply voltages approaching 5.0V) as the input voltage reduces then the peak switch current will increase the ZXLD1371 compensates for this by allowing the sense voltage to increase while maintaining regulation of the LED current. However if the boost ratio (switch output voltage/input voltage) is increased too much then the sense voltage could be increased too much causing an over-current flag to be triggered and/or loss of regulation.

In addition to this, increased power dissipation will occur in the external MOSFET switch – especially if the external MOSFET has a large threshold. One way of overcoming this is to apply a boot-strap network to the  $V_{AUX}$  pin – see next section.

If the ZXLD1371 is used in buck mode at low voltages then the boot-strap network cannot be implemented and so a low threshold MOSFET with low gate capacitance should be used. Some loss of regulation is expected to occur at voltages below 6V – see Buck mode Typical Characteristics Section.


When using the ZXLD1371 in applications with transient input voltage excursions we recommend using the web calculator to optimize operation over the normal operating band. Then change the input range to include the transient excursion while keeping the optimized component selection to check expected function during the transient input voltage conditions.





#### Boosting V<sub>AUX</sub> Supply Voltage in Boost and Buck-Boost Mode

This means that depending on the characteristics of the external MOSFET, the gate voltage may not be enough to fully enhance the power MOSFET. A boot-strap boosting technique can be used to increase the gate drive voltage at low input voltage. See figure 17 for circuit diagram. This can be particularly important for extended use at low input voltages as this is when the switch current will be at its greatest – resulting in greatest heat generation within the MOSFET.




#### Figure 17. Bootstrap Circuit for Boost and Buck-Boost Low Voltage Operations

The Bootstrap circuit guarantees that the MOSFET is fully enhanced reducing both the power dissipation and the risk of thermal runaway of the MOSFET itself. The bootstrap circuit consists of an extra diode D2 and decoupling capacitor C3 which are used to generate a boosted voltage at  $V_{AUX}$ . This enables the device to operate with full output current when  $V_{IN}$  is at the minimum value of 5V. The resistor R2 can be used to limit the current in the bootstrap circuit in order to reduce the impact of the circuit itself on the LED accuracy. A typical value would be 100 ohms. The impact on the LED current is usually a decrease of maximum 5% compared to the nominal current value set by the sense resistor.

The Zener diode D3 is used to limit the voltage on the  $V_{AUX}$  pin to less than 60V.

Due to the increased number of components and the loss of current accuracy, the bootstrap circuit is recommended only when the system has to operate continuously in conditions of low input voltage (between 5 and 8V) and high load current. Other circumstances such as low input voltage at low load current, or transient low input voltage at high current should be evaluated keeping account of the external MOSFET's power dissipation.





#### **Over-Voltage Protection**

The ZXLD1371 is inherently protected against open-circuit load when used in Buck configuration. However care has to be taken with open-circuit load conditions in Buck-Boost or Boost configurations. This is because in these configurations there is no internal open-circuit protection mechanism for the external MOSFET. In this case an Over-Voltage-Protection (OVP) network should be provided externally to the MOSFET to avoid damage due to open circuit conditions. This is shown in figure 19 below, highlighted in the dotted blue box.




Figure 19. OVP Circuit

The zener voltage is determined according to:  $Vz = V_{LEDMAX} + 10\%$  where  $V_{LEDMAX}$  is maximum LED chain voltage.

If the LEDA voltage exceeds  $V_z$  the gate of MOSFET Q2 will rise turning Q2 on. This will pull the PWM pin low and switch off Q1 until the voltage on the drain of Q1 falls below Vz. If the voltage at LEDA remains above  $V_z$  for longer than 20ms then the ZXLD1371 will enter into a shutdown state.

Care should be taken such that the maximum gate voltage of the Q2 MOSFET is not exceeded.

Take care of the max voltage drop on the Q2 MOSFET gate. Typical devices for Z1 and Q2 are BZX84C and 2N7002





#### **PCB Layout Considerations**

PCB layout is a fundamental to device performance in all configurations. **Figure 20** shows a section of a proven ZXLD1371 PCB layout.




Figure 20. Circuit Layout

Here are some considerations useful for the PCB layout using ZXLD1371 in Buck, Boost and Buck-boost configurations:

- In order to avoid ringing due to stray inductances, the inductor L1, the anode of D1 and the drain of Q1 should be placed as close together as possible.
- The shaping capacitor C1 is fundamental for the stability of the control loop. To this end it should be placed no more than 5mm from the SHP pin.
- Input voltage pins, VIN and VAUX, need to be decoupled. It is recommended to use two ceramic capacitors of 2.2uF, X7R, 100V (C3 and C4). In addition to these capacitors, it is suggested to add two ceramic capacitors of 1uF, X7R, 100V each (C2, C8), as well as a further decoupling capacitor of 100nF close to the VIN/VAUX pins (C9). VIN and VAUX pins can be short-circuited when the device is used in buck mode, or can be driven from a separate supply.
- The underside of the PCB should be a solid copper ground plane, electrically bonded to top ground copper at regular intervals using plated-thro via holes. The ground plane should be unbroken as far as possible, particularly in the area of the switching circuit including the ZXLD1371, L1, Q1 D, C3 and C4. Plated via holes are necessary to provide a short electrical path to minimize stray inductance. Critical positions of via holes include the decoupling capacitors, the source connection of the MOSFET and the ground connections of the ZXLD1371, including the centre paddle. These via holes also serve to conduct heat away from the semiconductors and minimize the device junction temperatures.

#### **Evaluation Boards**

To support easier evaluation of the ZXLD1371 three evaluation boards have been developed which available via your Diodes sales representative for qualified opportunities:

ZXLD1371EV1 Buck configuration

ZXLD1371EV2 Buck-boost configuration

ZXLD1371EV3 Boost configuration






### **Ordering Information**

Device (Note 19)	Packaging	Status	Part Marking	Reel Quantity	Tape Width	Reel Size
ZXLD1371EST16TC	TSSOP-16EP	Preview	ZXLD 1371 YYWW	2500	16mm	13"
ZXLD1371QESTTC	TSSOP-16EP	Preview	ZXLD 1371 YYWW	2500	16mm	13"


19. For Automotive grade with AEC-Q100 qualification the ZXLD1371QESTTC should be ordered. Note:

Where YY is last two digits of year and WW is two digit week number

### Package Outline Dimensions (All Dimensions in mm)



## Suggested Pad Layout



Dimensions	Value	
Dimensions	(in mm)	
С	0.650	
Х	0.450	
X1	3.290	
X2	5.000	
Y	1.450	
Y1	3.290	
Y2	4.450	
Y3	7.350	





#### **IMPORTANT NOTICE**

DIODES INCORPORATED MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).

Diodes Incorporated and its subsidiaries reserve the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. Diodes Incorporated does not assume any liability arising out of the application or use of this document or any product described herein; neither does Diodes Incorporated convey any license under its patent or trademark rights, nor the rights of others. Any Customer or user of this document or products described herein in such applications shall assume all risks of such use and will agree to hold Diodes Incorporated and all the companies whose products are represented on Diodes Incorporated website, harmless against all damages.

Diodes Incorporated does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.

Should Customers purchase or use Diodes Incorporated products for any unintended or unauthorized application, Customers shall indemnify and hold Diodes Incorporated and its representatives harmless against all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized application.

Products described herein may be covered by one or more United States, international or foreign patents pending. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks.

#### LIFE SUPPORT

Diodes Incorporated products are specifically not authorized for use as critical components in life support devices or systems without the express written approval of the Chief Executive Officer of Diodes Incorporated. As used herein:

- A. Life support devices or systems are devices or systems which:
  - 1. are intended to implant into the body, or
  - 2. support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in significant injury to the user.
- B. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or to affect its safety or effectiveness.

Customers represent that they have all necessary expertise in the safety and regulatory ramifications of their life support devices or systems, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of Diodes Incorporated products in such safety-critical, life support devices or systems, notwithstanding any devices- or systems-related information or support that may be provided by Diodes Incorporated. Further, Customers must fully indemnify Diodes Incorporated and its representatives against any damages arising out of the use of Diodes Incorporated products in such safety-critical, life support devices or systems.

Copyright © 2012, Diodes Incorporated

www.diodes.com