REVISIONS			
LTR	DESCRIPTION	DATE (YR-MO-DA)	APPROVED
A	Add device type 02. Add vendor CAGE 01295. Add case outlines L and 3. Change drawing CAGE code to 67268. Technical changes in 1.4, table I, and figure 3. Editorial changes throughout.	1989 AUG 14	M. A. Frye

CURRENT CAGE CODE 67268

REV																								
SHEET																								
REV																								
SHEET																								
REV STATUS OF SHEETS	REV	A	A	A	A	A	A	A	A	A	A	A	A	A	A	A								
	SHEET	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15								

PMIC N/A

STANDARDIZED MILITARY DRAWING

THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE

AMSC N/A

PREPARED BY: Marcia B Kelleher

CHECKED BY: Monica L. Poelking

APPROVED BY: M. A. Frye

DRAWING APPROVAL DATE: 27 APRIL 1987

REVISION LEVEL: A

DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

MICROCIRCUITS, DIGITAL, ADVANCED CMOS, OCTAL TRANSPARENT LATCH WITH THREE-STATE OUTPUTS, MONOLITHIC SILICON

SIZE	CAGE CODE	
A	14933	5962-87556

SHEET 1 OF 15

DESC FORM 193-1
SEP 87

* U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60912

5962-E1357-1

1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Circuit function
01	54ACT373	Octal transparent latch with three-state outputs, and TTL compatible inputs
02	54ACT11373	Octal transparent latch with three-state outputs, and TTL compatible inputs

1.2.2 Case outlines. The case outlines shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter	Case outline
L	D-9 (24-lead, 1.280" x .310" x .200"), dual-in-line package
R	D-8 (20-lead, 1.060" x .310" x .200"), dual-in-line package
S	F-9 (20-lead .540" x .300" x .100"), flat package
2	C-2 (20-terminal, .358" x .358" x .100"), square chip carrier package
3	C-4 (28-terminal, .460" x .460" x .100"), square chip carrier package

1.3 Absolute maximum ratings.

Supply voltage range 1/	-0.5 V dc to +6.0 V dc
DC input voltage 1/	-0.5 V dc to V_{CC} + 0.5 V dc
DC output voltage 1/	-0.5 V dc to V_{CC} + 0.5 V dc
Clamp diode current	±20 mA
DC output current (per pin)	±50 mA
DC V_{CC} or GND current	±100 mA
Storage temperature range	-65°C to +150°C
Maximum power dissipation (P_D) 2/	500 mW
Lead temperature (soldering, 10 seconds)	+260°C
Thermal resistance, junction-to-case (θ_{JC})	See MIL-M-38510, appendix C
Junction temperature (T_J) 3/	+175°C

1/ Unless otherwise specified, all voltages are referenced to GND.
2/ For T_C = +100°C to +125°C, derate linearly at 12 mW/C.
3/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in accordance with method 5004 of MIL-STD-883.

1.4 Recommended operating conditions.

Supply voltage (V_{CC})	4.5 V dc to 5.5 V dc
Input voltage	0.0 V dc to V_{CC}
Output voltage	0.0 V dc to V_{CC}
Case operating temperature range (T_C)	-55°C to +125°C
Input rise or fall times, V_{CC} = 4.5 V, V_{CC} = 5.5 V	0 to 8 ns/V
Minimum setup time, Dn to $\overline{LE}$ (t_s):	
T_C = +25°C, V_{CC} = 4.5 V	7.0 ns
T_C = -55°C to +125°C, V_{CC} = 4.5 V	8.5 ns
Minimum hold time, Dn to $\overline{LE}$ (t_h):	
Device type 01, T_C = +25°C, V_{CC} = 4.5 V	0.0 ns
Device type 01, T_C = -55°C to +125°C, V_{CC} = 4.5 V	1.0 ns
Device type 02, T_C = +25°C, V_{CC} = 4.5 V	3.5 ns
Device type 02, T_C = -55°C to +125°C, V_{CC} = 4.5 V	3.5 ns
Minimum pulse width, LE (t_w):	
T_C = +25°C, V_{CC} = 4.5 V	7.0 ns
T_C = -55°C to +125°C, V_{CC} = 4.5 V	8.5 ns

2. APPLICABLE DOCUMENTS

2.1 Government specification, standard, and bulletin. Unless otherwise specified, the following specification, standard, and bulletin of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

STANDARD

MILITARY

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

BULLETIN

MILITARY

MIL-BUL-103 - List of Standardized Military Drawings (SMD's).

(Copies of the specification, standard, and bulletin required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

2.2 Order of precedence. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.

3. REQUIREMENTS

3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.

3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.

TABLE I. Electrical performance characteristics.

Test	Symbol	Conditions $-55°C < T_C < +125°C$ unless otherwise specified		Device types	Group A subgroups	Limits		Unit
						Min	Max	
High level output voltage 1/	V_{OH}	$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -50$ µA	$V_{CC} = 4.5$ V	All	1,2,3	4.4		V
			$V_{CC} = 5.5$ V			5.4		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -24$ mA	$V_{CC} = 4.5$ V			3.7		
			$V_{CC} = 5.5$ V			4.7		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -50$ mA	$V_{CC} = 5.5$ V			3.85		
Low level output voltage 1/	V_{OL}	$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OL} = 50$ µA	$V_{CC} = 4.5$ V	All	1,2,3		0.1	V
			$V_{CC} = 5.5$ V				0.1	
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OL} = 24$ mA	$V_{CC} = 4.5$ V				.5	
			$V_{CC} = 5.5$ V				.5	
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OL} = 50$ mA	$V_{CC} = 5.5$ V				1.65	
High level input voltage 2/	V_{IH}		$V_{CC} = 4.5$ V	All	1,2,3	2.0		V
			$V_{CC} = 5.5$ V			2.0		
Low level input voltage 2/	V_{IL}		$V_{CC} = 4.5$ V	All	1,2,3		0.8	V
			$V_{CC} = 5.5$ V				0.8	
Input leakage current	I_{IL}	$V_{IN} = 0.0$ V	$V_{CC} = 5.5$ V	All	1,2,3		-1.0	µA
	I_{IH}	$V_{IN} = 5.5$ V					1.0	

See footnotes at end of table.

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55°C < T_C < +125°C$ unless otherwise specified		Device types	Group A subgroups	Limits Min	Limits Max	Unit
Quiescent supply current	I_{CCH}	$V_{IN} = V_{CC}$ or GND $V_{CC} = 5.5$ V		All	1,2,3		160	µA
	I_{CCL}						160	
	I_{CCZ}						160	
Maximum I_{CC}/input current, TTL inputs high	ΔI_{CC}	$V_{IN} = 3.4$ V $V_{CC} = 5.5$ V, All other inputs = V_{CC} or GND		All	1,2,3		1.6	mA
Off-state output leakage current	I_{OZH}	$V_{IN} = V_{IH}$ minimum or V_{IL} maximum, $V_{CC} = 5.5$ V $V_{OUT} = V_{CC}$ or GND		All	1,2,3		10.0	µA
	I_{OZL}						-10.0	
Input capacitance	C_{IN}	See 4.3.1c		01	4		8.0	pF
				02			10.0	
Power dissipation capacitance	C_{PD}	See 4.3.1c 3/		01	4		75	pF
		Outputs enabled 3/ See 4.3.1c		02			82	
		Outputs disabled 3/ See 4.3.1c					68	
Functional tests		Tested at $V_{CC} = 4.5$ V and repeated at $V_{CC} = 5.5$ V, see 4.3.1d		All	7,8			
Propagation delay time, Dn to Qn	t_{PHL1}, t_{PLH1}	$C_L = 50$ pF $R_L = 500\Omega$ See figure 4 4/	$V_{CC} = 4.5$ V	01	9	1.0	10.5	ns
					10,11	1.0	12.5	
				02	9	1.0	10.5	
					10,11	1.0	12.7	

See footnotes at end of table.

TABLE I. Electrical performance characteristics - Continued.

Test	Symbol	Conditions $-55°C \le T_C \le +125°C$ unless otherwise specified		Device types	Group A subgroups	Limits Min	Limits Max	Unit
Propagation delay time, LE to Qn	t_{PHL2}	C_L = 50 pF R_L = 500Ω See figure 4 4/	V_{CC} = 4.5 V	01	9	1.0	10.0	ns
					10,11	1.0	11.5	
				02	9	1.0	10.9	
					10,11	1.0	13.0	
	t_{PLH2}		V_{CC} = 4.5 V	01	9	1.0	10.5	ns
					10,11	1.0	12.5	
				02	9	1.0	11.3	
					10,11	1.0	14.1	
Output disable time, $\overline{OE}$ to Qn	t_{PHZ}		V_{CC} = 4.5 V	01	9	1.0	11.0	ns
					10,11	1.0	14.0	
				02	9	1.0	12.1	
					10,11	1.0	14.0	
	t_{PLZ}		V_{CC} = 4.5 V	01	9	1.0	9.0	ns
					10,11	1.0	11.0	
				02	9	1.0	9.5	
					10,11	1.0	11.0	
Output enable time, $\overline{OE}$ to Qn	t_{PZH}		V_{CC} = 4.5 V	01	9	1.0	9.5	ns
					10,11	1.0	11.5	
				02	9	1.0	10.7	
					10,11	1.0	13.6	
	t_{PZL}		V_{CC} = 4.5 V	01	9	1.0	9.0	ns
					10,11	1.0	11.0	
				02	9	1.0	10.9	
					10,11	1.0	12.9	

See footnotes on next page.

☆ U. S. GOVERNMENT PRINTING OFFICE: 1988—549-904

1/ V_{OH} and V_{OL} tests will be tested at V_{CC} = 4.5 V. V_{CC} = 5.5 V tests are guaranteed, if not tested. Limits shown apply to operation at V_{CC} = 5.0 V ±0.5 V. Transmission driving tests are performed at V_{CC} = 5.5 V with a 2 ms duration maximum.

2/ The V_{IH} and V_{IL} tests are not required and shall be applied as forcing functions for the V_{OH} and V_{OL} tests.

3/ Power dissipation capacitance (C_{PD}), determines the dynamic power consumption, $P_D = (C_{PD} + C_L) V_{CC}^2 f + I_{CC} V_{CC}$, and the dynamic current consumption (I_S) is, $I_S = (C_{PD} + C_L) V_{CC} f + I_{CC}$.

4/ AC limits at V_{CC} = 5.5 V are equal to limits at V_{CC} = 4.5 V and guaranteed by testing at V_{CC} = 4.5 V. Minimum ac guaranteed for V_{CC} = 5.5 V by guardbanding V_{CC} = 4.5 V limits to 1.5 ns (minimum).

3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.

3.2.2 Logic diagram. The logic diagram shall be as specified on figure 2.

3.2.3 Truth table. The truth table shall be as specified on figure 3.

3.2.4 Case outlines. The case outlines shall be in accordance with 1.2.2 herein.

3.3 Electrical performance characteristics. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.

3.4 Electrical test requirements. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

3.6 Certificate of compliance. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.7 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

3.8 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.9 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

Device type 01
Cases R and S



Device type 01
Case 2



Device type 02
Case L



Device type 02
Case 3



FIGURE 1. Terminal connections.

STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-87556
		REVISION LEVEL A	SHEET 8

☆ U.S. GOVERNMENT PRINTING OFFICE: 1988—549-904

Device types 01 and 02



FIGURE 2. Logic diagram.

Device types 01 and 02

$\overline{OE}$	Dn	LE		Qn	
		t	t+1	t	t+1
H	X	X	X	Z	Z
L	H	H	H	H	H
L	L	H	H	L	L
L	H	H	L	H	H
L	L	H	L	L	L
L	X	L	L	Q_0	Q_0
L	H	L	H	Q_0	H
L	L	L	H	Q_0	L

H = High voltage level
L = Low voltage level
X = Irrelevant
Z = High impedance
Q_0 = output prior to last H to L transition of LE

FIGURE 3. Truth table.





$t_r = t_f$ = 3 ns, 10 percent to 90 percent or equivalent.



Preferred method

A = GND (t_{PHZ} and t_{PZH})
B = 2XV_{CC} (t_{PLZ} and t_{PZL})
C = Open (t_{PLH} and t_{PHL})

Alternate method

A = Open (t_{PHZ}, t_{PZH}, t_{PLH} and t_{PHL})
B = 2XV_{CC} (t_{PLZ} and t_{PZL})
C = N/A

C_L = 50 pF, R_L = 500Ω, R_T = 50Ω or equivalent

FIGURE 4. Switching time waveforms and test circuit.

ENABLE TIMES



DISABLE TIMES



FIGURE 4. Switching time waveforms and test circuit - Continued.

4. QUALITY ASSURANCE PROVISIONS

4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).

4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

a. Burn-in test, method 1015 of MIL-STD-883.

(1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).

(2) T_A = +125°C, minimum.

b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

a. Tests shall be as specified in table II herein.

b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.

c. Subgroup 4 (C_{IN} and C_{PD} measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance. Test all applicable pins on 5 devices with zero failures.

d. Subgroups 7 and 8 tests shall verify the truth table as specified on figure 2.

4.3.2 Groups C and D inspections.

a. End-point electrical parameters shall be as specified in table II herein.

b. Steady-state life test conditions, method 1005 of MIL-STD-883.

(1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.6 herein).

(2) T_A = +125°C, minimum.

(3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements	Subgroups (per method 5005, table I)
Interim electrical parameters (method 5004)	---
Final electrical test parameters (method 5004)	1*,2,3,7,8,9
Group A test requirements (method 5005)	1,2,3,4,7,8,9 10,11
Groups C and D end-point electrical parameters (method 5005)	1,2,3

* PDA applies to subgroup 1.

5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

6. NOTES

6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.

6.2 Replaceability.Replaceability is determined as follows:

a. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

b. When a QPL source is established, the part numbered divice specified in this drawing will be replaced by the microcircuit identified as part number M38510/75453---.

6.3 Configuration control of SMD's. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-481 using DD Form 1693, Engineering Change Proposal (short form).

6.4 Record of users. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuraton control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of the drawings covering microelectronic devices (FSC 5962) should contact DESC-ECS, telephone (513) 296-6022.

6.5 Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.

6.6 Approved sources of supply. Approved sources of supply are listed in MIL-BUL-103. Additional sources will be added as they become available. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-ECS. The approved sources of supply listed below are for information purposes only and are current only to the date of the last action of this document.

Military drawing part number	Vendor CAGE number	Vendor similar part number 1/	Replacement military specification part number
5962-8755601RX	27014	54ACT373DMQB	M38510/75453BRX
5962-8755601SX	27014	54ACT373FMQB	M38510/75453BSX
5962-87556012X	27014	54ACT373LMQB	M38510/75453B2X
5962-8755602LX	01295	SNJ54ACT11373JT	
5962-87556023X	01295	SNJ54ACT11373FK	

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
01295	Texas Instruments, Incorporated PO Box 60448 Midland, TX 79711-0448
27014	National Semiconductor 333 Western Avenue South Portland, ME 04106