# P54/74FCT3480C/D—P54/74FCT3481C/D 3.3V DUAL ODD-PARITY, DUAL EVEN-PARITY GENERATOR/CHECKERS

#### **FEATURES**

XI.

 $\mathbf{x}^{t}$ 

x

JUP

- Function and Drive Compatible with the Fastest TTL Logic
- Inputs and Outputs Interface with TTL Logic Levels
- 3.3V ± 0.2V Power Supply and CMOS for Lowest Power Dissipation
- FCT3-D speed at 4.1ns max. (Com'l) FCT3-C speed at 4.8ns max. (Com'l)
- Edge-rate Control Circuitry for Significantly Improved Noise Characteristics

- **■** ESD protection exceeds 2000V
- 48 mA Sink Current (Com'l), 32 mA (Mil) 15mA Source Current (Com'l), 12 mA (Mil)
- Multiple Center Power and Ground Pins
- Input Clamp Diodes to Limit Bus Reflections
- Two 8-Bit Parity Generator/Checkers Per Device
- Open Drain Low-Active Parity Error Widths
- **■** Expandable for Larger Word Widths
- Manufactured in 0.4 micron PACE Technology™

## DESCRIPTION

The 'FCT3480 and 'FCT3481 are high speed dual 8-bit parity generator/checkers. Each parity generator/checker accepts eight data bits and one parity bit as inputs, and generates a parity and a parity error output. The 'FCT3480 generates and checks odd parity, while the 'FCT481 generates and checks even parity. In the CHECK mode, the parity output for each generator in the 'FCT3480 ('FCT3481) is low whenever an odd (even) number of nputs is high; the common parity error output in the FCT3480 or the 'FCT3481 is low, indecating a error, if either of the generated parity outputs is high. In the GENERATE mode, the two input parity bits are disabled and each device functions as in the CHECK mode.

The parity error output is open-drain, designed for easy expansion of the word width by a simple wired-OR connection of several 'FCT3480 and 'FCT3481 type devices. Since additional logic is not needed, the parity generation


and checking times remain the same as for each 'FCT480 device.


The 'FCT3480 and 'FCT3481 are manufactured using PACE II Technology<sup>TM</sup> which is Performance Advanced CMOS Engineered to use 0.4 micron effective channel lengths giving 250 picoseconds loaded\* internal gate delays. The nominal supply voltage is reduced from the conventional 5.0V to 3.3V, thus reducing output swings dramatically. This, together with the (lower inductance) center power and ground pins, and the extra power and extra ground pins, significantly improves switching noise characteristics that would otherwise occur in very high speed circuitry.

The 'FCT3480 and 'FCT3481 are available in 24-pin 300 mil DIP and SOIC packages providing excellent board level densities.

\*For a fan-in/fan-out of 4, at 85°C junction temperature and 3.3V.

## **FUNCTIONAL BLOCK DIAGRAM**





PERFORMANCE
SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed

©1992 Performance Semiconductor Corporation

3/04/92 - 3

1

## ABSOLUTE MAXIMUM RATINGS<sup>1,2</sup>

Symbol	Parameter	Value	Unit
T <sub>stG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Ambient Temperature Under Bias	-65 to +135	°C
V <sub>cc</sub>	V <sub>cc</sub> Potential to Ground	-0.5 to +5.0	٧
I <sub>IN</sub>	Input Current	-30 to +5.0	mA

Notes
-------

1745 Tbl 01

<sup>1.</sup> Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
l <sub>out</sub>	Current Applied to Output	120	mA
V <sub>iN</sub>	Input Voltage	$-0.5$ to $V_{cc} + 0.5$	٧
V <sub>out</sub>	Voltage Applied to Output	$-0.5$ to $V_{cc} + 0.5$	V

1745 Tbl 02

## RECOMMENDED OPERATING CONDITIONS<sup>3</sup>

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

Note:

1745 Tbl 03

3. Unless otherwise restricted or extended by detail specifications.

Supply Voltage (V <sub>cc</sub> )	Min	Max
Military	+3.1V	+3.5V
Commercial		

1745 Tbl 04

1745 Tbl 05

## DC ELECTRICAL CHARACTERISTICS

(Over recommended operating conditions)

Symbol		Parameter	Min	Typ¹	Max	Units	V <sub>cc</sub>	Conditions
V <sub>IH</sub>	Input HIC	GH Voltage	2.0		V <sub>cc</sub> + 0.5	<b>V</b>		
V <sub>IL</sub>	Input LO	W Voltage	-0.5		0.8	٧		
V <sub>H</sub>	Hysteres	is		0.35		٧		All inputs
V <sub>iK</sub>	Input Cla	mp Diode Voltage		-0.7	-1.2	٧	MIN	I <sub>IN</sub> = -18mA
V <sub>OH</sub>	Output HIGH Voltage	Military/Commercial (CMOS) Military (TTL) Commercial (TTL)	V <sub>cc</sub> - 0.2 2.4 2.4	V <sub>cc</sub>		V V V	MIN	l <sub>OH</sub> = -300μA l <sub>OH</sub> = -12mA l <sub>OH</sub> = -15mA
V <sub>OL</sub>	Output LOW Voltage	Military/Commercial (CMOS) Military (TTL) Commercial (TTL)		GND 0.3 0.3	0.2 0.5 0.5	<b>&gt; &gt; &gt; &gt;</b>	MIN	l <sub>oL</sub> = 300μA l <sub>oL</sub> = 32mA l <sub>oL</sub> = 48mA
I <sub>th</sub>	Input HIC	GH Current			5	μА	MAX	V <sub>IN</sub> = V <sub>CC</sub>
I <sub>IL</sub>	Input LO	W Current			-5	μΑ	MAX	V <sub>IN</sub> = GND
I <sub>ozh</sub>	OFF State I <sub>out</sub> HIGH-level Output Current <sup>3</sup>				15	μΑ	MAX	$V_{OUT} = 2.7V$
I <sub>OZL</sub>	OFF State I <sub>out</sub> LOW-level Output Current <sup>3</sup>				-15	μА	MAX	V <sub>out</sub> = 0.5V
ios	Output Short Circuit Current <sup>2</sup>		-60	-120	-225	mA	MAX	$V_{OUT} = 0.0V$
C <sub>IN</sub>	Input Capacitance <sup>3</sup>			5	10	pF		All inputs
C <sub>out</sub>	Output C	apacitance <sup>3</sup>		9	12	pF		All outputs

#### Notes:

1. Typical limits are at V<sub>cc</sub> = 3.3V, T<sub>A</sub> = +25°C ambient.

2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, Ios tests should be performed last.

3. This parameter is guaranteed but not tested.

3/04/92 - 3

<sup>2.</sup> Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>cc</sub> or ground.

#### DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ¹	Max	Units	Conditions
I <sub>cc</sub>	Quiescent Power Supply Current (CMOS inputs)	0.001	1.5	mA	$V_{CC} = MAX$ , $f_1 = 0$ , Outputs Open, $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
Δl <sub>cc</sub>	Quiescent Power Supply Current (TTL inputs)	0.5	2.0	mA	$V_{CC} = MAX$ , $V_{IN} = V_{CC} - 0.6V^2$ , $f_1 = 0$ , Outputs Open
I <sub>cco</sub>	Dynamic Power Supply Current <sup>3</sup>	0.2	0.35	mA/MHz	$V_{CC} = MAX$ , One Bit Toggling, 50% Duty Cycle, Outputs Open, $V_{IN} \le 0.2V$ or $V_{IN} \ge V_{CC} - 0.2V$
		2.0	5.0	mA	$V_{\rm CC}$ = MAX, Outputs Open, One Bit Toggling at f <sub>1</sub> = 2.5MHz, 50% Duty Cycle, and $V_{\rm IN} \le 0.2 {\rm V}$ or $V_{\rm IN} \ge V_{\rm CC} - 0.2 {\rm V}$
		2.5	7.0	mA	$V_{CC}$ = MAX, Outputs Open, One Bit Toggling at f <sub>1</sub> = 2.5MHz, 50% Duty Cycle, and $V_{IN} = V_{CC} - 0.6V$ or $V_{IN} = GND$
l <sub>e</sub>	Total Power Supply Current⁵	7.25	13.75	mA	$V_{\rm CC}$ = MAX, Outputs Open, Eight Bits Toggling at f <sub>1</sub> = 2.5MHz, 50% Duty Cycle, and $V_{\rm IN} \le 0.2 \rm V$ or $V_{\rm IN} \ge V_{\rm CC} - 0.2 \rm V$
		10.25	22.75	mA	$V_{CC}$ = MAX, Outputs Open, Eight Bits Toggling at f <sub>1</sub> = 2.5MHz, 50% Duty Cycle, and $V_{IN} = V_{CC} - 0.6V$ or $V_{IN} = GND$

#### Notes:

 Typical values are at V<sub>cc</sub> = 3.3V, +25°C ambient and maximum loading.

 Per TTL driven input (V<sub>N</sub> = V<sub>cc</sub> - 0.6V); all other inputs at V<sub>cc</sub> or GND.

This parameter is not directly testable, but is derived for use in Total Power Supply calculations.

Values for these conditions are examples of the I<sub>cc</sub> formula.
 These limits are guaranteed but not tested.

5.  $I_c = I_{\text{CLMESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   $I_c = I_{\text{CCQC}} + \Delta I_{\text{CC}} \cdot D_{\text{H}} N_{\text{T}} + I_{\text{CCQ}} (f_{\text{p}}/2 + f_{\text{t}} N_{\text{t}})$ 

l<sub>cc</sub> = Quiescent Current with CMOS input levels

 $\Delta I_{cc}$  = Power Supply Current for a TTL High Input ( $V_N = V_{cc} - 0.6V$ )

D<sub>H</sub> = Duty Cycle for TTL Inputs High

N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>

I = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

f<sub>o</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)

f, = Input Frequency

N, = Number of Inputs at f,

All currents are in milliamps and all frequencies are in megahertz.

### AC CHARACTERISTICS (Minimum values for propagation delays are 1.5 ns, guaranteed by design)

		Ī	3480C 3481C	'FCT		
Symbol	Parameter	MII.	Com'l.	Mil.	Com'i.	Unit
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay A <sub>n</sub> to ODD	5.4	4.8	4.8	4.1	ns
t <sub>PLH</sub> 1 t <sub>PHL</sub>	Propagation Delay A <sub>n</sub> to <u>ERR</u>	6.1	5.5	5.5	4.7	ns
t <sub>pLH</sub> t <sub>pHL</sub>	Propagation Delay CHK/ <u>GEN</u> to ODD	5.7	5.1	5.1	4.3	ns
t <sub>PLH</sub> 1 t <sub>PHL</sub>	Propagation Delay CHK/ <u>GEN</u> to <u>ERR</u>	5.5	4.9	4.9	4.2	ns

Note:

1.  $t_{PLH}$  is measured up to  $V_{OUT} = V_{OL} + 0.3V$ 

1745 Tbi 07

## 'FCT3481 TRUTH TABLE

Inputs						Outputs	
A, to H,	A, to H,	CHK/GEN	OPAR,	OPAR <sub>2</sub>	ODD,	ODD <sub>2</sub>	PER
\\\\\	Ni mbor of A to		Н	Н	Н	Н	L
			L	Н	L	Н	L
	Number of A <sub>2</sub> to H <sub>2</sub> Inputs HIGH	Н	Н	L	Н	L	L
	is EVEN		L	L	L.	L	Н
Number of A <sub>1</sub> to		L	Х	X	L	L	Н
H₁ Inputs HIĠH is EVEN			Н	н	Н	L.	L
IS EVEN	Number of Inputs	H	L.	Н	L	L	Н
	HIGH A <sub>2</sub> to		Н	L	Н	н	L
	H₂ is ODD		L	L	L	Н	L
		L	X	Х	L	Н	L
			Н	Н	L	Н	L
	Number of A to	,,	L	Н	Н	Н	L
	Number of A <sub>2</sub> to H <sub>2</sub> Inputs HIGH	Н	Н	L	L	L	Н
·	is EVEN		L	L	Н	L	L
Number of A, to		L.	Х	Х	Н	L	L
H, Inputs HIGH is ODD			Н	Н	L	L	Н
	Number of A <sub>2</sub> to		L	Н	Н	L	L
	H <sub>2</sub> Inputs HIGH	Н	Н	H L L H	L		
	is ODD		L	L	Н	Н	L
		L	Х	X	Н	Н	L


1745 Tbi 08

## 'FCT3480 TRUTH TABLE

Inputs						Outputs		
A, to H,	A <sub>2</sub> to H <sub>2</sub>	CHK/GEN	EPAR,	EPAR <sub>2</sub>	EVEN,	EVEN <sub>2</sub>	PER	
	Number of A to		Н	Н	L	L	Н	
			L	Н	Н	L	L	
	Number of A <sub>2</sub> to H <sub>2</sub> Inputs HIGH	Н	Н	L	L	Н	L	
	is EVEN		L	L	Н	Н	L	
Number of A <sub>1</sub> to		L	Х	X	Н	Н	L	
H, Inputs HIGH is EVEN			Н	Н	L	Н	L	
	Number of Inputs	Н	L	Н	Н	Н	L	
	HIGH A <sub>2</sub> to	''	Н	L	L	L	Н	
	H₂ is ODD		L	L	Н	L	L	
		L	Х	Х	Н	L	L	
			Н	Н	Н	L	L	
	Number of A <sub>2</sub> to	Н	L	Н	L	L	Н	
	H <sub>2</sub> Inputs HIGH	"	Н	L	Н	Н	L	
•	is EVEN		٦	L	L	Н	L	
Number of A, to		L	X	X	L	Н	L	
H, Inputs HIGH is ODD			H	Н	Н	Н	L	
	Number of A <sub>2</sub> to	Н	L	Н	L	Н	L	
1	H <sub>2</sub> Inputs HIGH		Н	L	Н	L	L	
1	is ODD		L	L	L	L	Н	
		L	X	X	Ĺ	L	Н	

1745 Tbl 09

## **ORDERING INFORMATION**



1745 03

3/04/92 - 3