

# VDE 0884 Approved, Ultra High CMR, High Speed Optocoupler

### Technical Data

#### **Features**

- 5000 Vrms/1 Minute Insulation Withstand Capability
- Worldwide Safety Approval
  UL1577 (File No. E55361)
  CSA Certified-Component
  Acceptance Notice #5 (File
  CA88324)
  VDE 0884 Certification
  (V<sub>IORM</sub> = 1 kV<sub>RMS</sub>)
  FIMKO/SETI-SEMKO-NEMKO
  DEMKO according to IEC 65/
  950/335 (Pending)
  BSI According to BS 415/
  BS EN60950 (BS 7002)/
  BS EN41003
- Short Propagation Delays for TTL and IPM Applications
- Ultra High Common Mode Transient Immunity: 15 kV/ µs at V<sub>CM</sub> = 1500 V Specified for TTL Load/Drive
- High CTR >23% at 25°C,  $I_F = 16$  mA
- Electrical Specifications for Common IPM Applications
- TTL Compatible
- AC and DC Performance Specified Over Temperature: 0°C to 70°C
- Open Collector Output

#### **Applications**

- High Voltage Insulation
- Inverter Circuits and Intelligent Power Module (IPM) Interfacing High common mode transient immunity (>10 kV/µs for an IPM load/drive) and (t<sub>PLH</sub> t<sub>PHL</sub>) specificied. (See Power Inverter Dead Time section)
- High Speed Logic Ground Isolation - TTL/TTL, TTL/ LTTL, TTL/CMOS, TTL/ LSTTL
- Line Receivers -Short propagation delays and low input-output capacitance (0.5 pF).
- Replace Pulse Transformers -Save board space and weight.
- Analog Signal Ground
   Isolation Integrated photodetector provides improved linearity over phototransistors.

# CNW4504

#### **Description**


The CNW4504 is a high voltage and fast switching optocoupler consisting of an AlGaAs LED and a silicon photodetector. A wide body encapsulation is used to provide creepage and clearance dimensions suitable for safety approval by regulatory agencies worldwide.

The CNW4504 is similar to HP's other high speed transistor output optocouplers, but with shorter propagation delays and higher CTR. The CNW4504 also has propagation delay difference ( $t_{PLH}$  -  $t_{PHL}$ ) specified. These features make the CNW4504 an excellent solution to IPM inverter dead time and other switching problems.


The CNW4504 CTR, propagation delays, and CMR are specified both for TTL load and drive conditions and for IPM load and drive conditions. Specifications and typical performance plots for both TTL and IPM conditions are provided for ease of application.

CAUTION: It is advised that normal static precautions be taken in handling and assembly of this component to prevent damage and/or degradation which may be induced by ESD.


### **Outline Drawing**




### **Gull Wing Surface Mount Option #300**



#### **Temperature Profile**





#### **Regulatory Information**

The CNW4504 optocoupler features a 10.16 mm (0.400 inch) wide, eight pin DIP package. This package was specifically designed to meet worldwide regulatory requirements. The CNW4504 is approved by the following organizations:

UL Covered under UL 1577, component recognition, FILE E55361

CSA Certified according to Component Acceptance Notice #5 (File CA 88324)

VDE Approved according to VDE 0884/06.92

NORDIC Tested for application (reinforced insulation) - Class II applications for plugable apparatus in

normal tight execution. FIMKO/SETI-SEMKO-NEMKO-DEMKO-according to

IEC65/IEC950/IEC335 (SEMKO and DEMKO pending).

BSI Certification according to BS 415:1990, BS EN60950:1992 (BS 7002:1992), and

EN41003:1993 for class II applications.

#### **Insulation Related Specifications**

Parameter	Symbol	Value	Units	Conditions
Minimum External Clearance (External Air Gap)	L (IO1)	9.6	mm	Measured from input terminals to output terminals, through air, shortest distance
Minimum External Creepage (External Tracking Path)	L (IO2)	10.0	mm	Measured from input terminals to output terminals, along body of optocoupler, shortest distance
Minimum Internal Clearance (Internal Plastic Gap)		1.0	mm	Through insulation distance, conductor to conductor, emitter to detector
Minimum Internal Creepage (Internal Tracking Path)		4.0	mm	Measured from emitter to detector, along internal cavity wall
Comparative Tracking Index	CTI	200	volts	DIN IEC 112/VDE 0303 Part 1
Isolation Group		IIIa		Material Group DIN VDE 0110

### **VDE 0884 Insulation Characteristics**

Description	Symbol	Characteristic	Unit
Installation classification per DIN VDE 0110/01.89, Table 1			
for rated mains voltage $\leq 600 V_{RMS}$		I-IV	
for rated mains voltage $\leq 1000 V_{RMS}$		I-III	
Climatic Classification		55/85/21	
Pollution Degree (DIN VDE 0110/01.89)		2	
Maximum Working Insulation Voltage	$V_{IOWM}$	1414	V <sub>PEAK</sub>
	V <sub>IORM</sub>	1000	V <sub>RMS</sub>
Input to Output Test Voltage, Method b* $V_{PR} = 1.875 \ x \ V_{IORM}, \ 100\% \ Production \ Test \ with \ t_m = 1 \ sec, \\ Partial \ Discharge < 5 \ pC$	$V_{ m PR}$	2652	$V_{ m PEAK}$
		1875	$V_{RMS}$
Input to Output Test Voltage, Method a* $V_{PR} = 1.5 \text{ x V}_{IORM}$ , Type and sample test, $t_m = 60 \text{ sec}$ , Partial Discharge $< 5 \text{ pC}$	$V_{ m PR}$	2121	$V_{PEAK}$
		1500	$V_{\rm RMS}$
Highest Allowable Overvoltage* (Transient Overvoltage, t <sub>ini</sub> = 10 sec)	V <sub>IOTM</sub>	8000	V <sub>PEAK</sub>
Safety-Limiting Values			
(Maximum values allowed in the event of a failure, also see Figure 15)			
Case Temperature	$T_{S}$	150	$^{\circ}$ C
Current (Input Current $I_F$ , $P_S = 0$ )	$I_{S}$	400	mA
Output Power (obtained by setting pin $8 = 5.5 \text{ V}$ , pins $7,6,5 = \text{ground}$ )	P <sub>S, OUTPUT</sub>	700	mW
Insulation Resistance at $T_S$ , $V_{IO} = 500 \text{ V}$	$R_{IO}$	$\geq 10^9$	Ω

<sup>\*</sup>Refer to the front of the optocoupler section of the HP Optoelectronics Designer's Catalog, under Product Safety Regulations Section, (VDE 0884) for a detailed description.

Note: Optocouplers providing safe electrical separation per VDE 0884 do so only within the safety-limiting values to which they are qualified. Protective cut-out switches must be used to ensure that the safety limits are not exceeded.

### **Absolute Maximum Ratings**

110501ute Maximum Matings	
Storage Temperature	55℃ to +125℃
Ambient Operating Temperature	-55°C to +85°C
Reflow Temperature Profile See Temperature	Profile (page 3)
Lead Solder Temperature (up to seating plane)	. 260°C for 10 s
Average Input Current - I <sub>F</sub>	25 mA
Peak Input Current I <sub>F</sub>	40 mA
(50% duty cycle, 1 ms pulse width)	
Peak Transient Input Current I <sub>F</sub>	100 mA
(< 1 μs pulse width, 300 pps)	
Reverse Input Voltage - V <sub>R</sub> (Pin 3-2)	
Input Power Dissipation	40 mW
Average Output Current I <sub>O</sub> (Pin 6)	8 mA
Peak Output Current	16 mA
Output Voltage - V <sub>0</sub> (Pin 6-5)	
Supply Voltage - V <sub>CC</sub> (Pin 8-5)	0.5 V to 30 V
Output Power Dissipation	100 mW

# **DC Electrical Specifications**

Over recommended temperature (TA = 0°C to 70°C) unless otherwise specified. (See note 7.)

Parameter	Symbol	Min.	Typ.*	Max.	Units	Test Conditions			Fig.	Note
Current Transfer Ratio	CTR	23	29 31	60 63	%	$T_A = 25$ °C	$V_0 = 0.4 \text{ V}$ $V_0 = 0.5 \text{ V}$	$I_F = 16 \text{ mA}$ $V_{CC} = 4.5 \text{ V}$	1,2,4	1
Current Transfer	CTR	25	33	65	%	$T_A = 25$ °C	$V_0 = 0.4 \text{ V}$	$I_F = 12 \text{ mA}$	1,2,4	1
Ratio Logic Low Output	V <sub>OL</sub>	21	35 0.2	68 0.4	V	$T_A = 25$ °C	$V_0 = 0.5 \text{ V}$ $I_0 = 3.6 \text{ mA}$			
Voltage Logic High	I <sub>OH</sub>		0.2	0.5	μΑ	T <sub>4</sub> = 25°C	$I_0 = 3.0 \text{ mA}$ $V_0 = V_{CC} = 5$		5	
Output Current	-On		0.01	1.0	μ	$T_A = 25$ °C	$V_{\rm O} = V_{\rm CC} = 1$	$\begin{array}{c c} 5.5 \text{ V} \\ \hline 15 \text{ V} \end{array}  \text{I}_{\text{F}} = 0 \text{ mA}$		
Logic Low Supply Current	$I_{CCL}$		50	200	μА	$I_{\rm F} = 16 \text{ mA}$	$V_{\rm CC} = 15 \text{ V},$	$V_0 = open$		
Logic High Supply	$I_{CCH}$		0.02	1	μА	$T_A = 25$ °C	$I_F = 0 \text{ mA},$ $V_O = \text{open}$	$V_{CC} = 15 \text{ V},$		
Current			0.02	2						
Input Forward Voltage	$V_{\rm F}$	1.45	1.59	1.85	V	$T_A = 25$ °C	$I_F = 16 \text{ mA}$		3	
Input Reverse Breakdown Voltage	BV <sub>R</sub>	3		1.50	V	$I_{R} = 100 \mu$ $T_{A} = 25^{\circ}$ C	A			
Temperature Coefficient of Forward Voltage	$\Delta V_{\mathrm{F}}/\Delta T_{\mathrm{A}}$		-1.4		mV/°C	$I_{\rm F} = 16~{ m mA}$				
Input Capacitance	$C_{IN}$		70		pF	f = 1 Mhz,	$V_F = 0 V$			
Input-Output Insulation Voltage	V <sub>ISO</sub>	5000			$ m V_{RMS}$	RH < 50%, $T_A = 25$ °C	t = 1 min			2, 8
Resistance (Input-Output)	$R_{\text{I-O}}$	$\frac{10^{12}}{10^{11}}$	1013		Ω	$T_{A} = 25^{\circ}C$ $T_{A} = 100^{\circ}C$	$V_{\text{I-O}} = 500 \text{ V}$	de		2
Capacitance (Input-Output)	C <sub>I-O</sub>		0.5	0.6	pF	f = 1 MHz	•			2

<sup>\*</sup>All typicals at  $T_{\!A}$  = 25°C.

### **Switching Specifications**

Over recommended temperature (T\_A = 0°C to 70°C) unless otherwise specified.

Parameter	Symbol	Min.	Typ.*	Max	Units	<b>Test Conditions</b>			Note
Propagation Delay Time to Logic Low at Output	$t_{ m PHL}$		0.2	0.3	μs	$T_A = 25^{\circ}C$	$\begin{array}{l} Pulse: \ f = 20 \ kHz \\ Duty \ Cycle = 10\% \\ I_F = 16 \ mA  V_{CC} = 5.0 \ V \\ R_L = 1.9 \ k\Omega  C_L = 15 \ pF \\ V_{THHL} = 1.5 \ V \end{array}$	6, 8, 9	5
		0.2	0.5	0.7		$T_A = 25^{\circ}C$	$\begin{array}{l} Pulse: \ f=10 \ kHz \\ Duty \ Cycle = 50\% \\ I_F = 12 \ mA  V_{CC} = 15.0 \ V \end{array}$	6, 10-14	6
			0.0	2.0			$R_{L} = 20 \text{ k}\Omega  C_{L} = 100 \text{ pF}$ $V_{THHL} = 1.5 \text{ V}$		
Propagation Delay Time	$t_{\mathrm{PLH}}$		0.3	0.5	μs	$T_A = 25^{\circ}C$	Pulse: f = 20 kHz Duty Cycle = 10%	6, 8, 9	5
to Logic High at Output			0.3	0.7			$ \begin{aligned} I_F &= 16 \text{ mA} & V_{CC} &= 5.0 \text{ V} \\ R_L &= 1.9 \text{ k}\Omega & C_L &= 15 \text{ pF} \\ V_{THLH} &= 1.5 \text{ V} \end{aligned} $		
		0.3	0.8	1.1		T <sub>A</sub> = 25°C	Pulse: f = 10 kHz Duty Cycle = 50%	6, 10-14	6
		0.2	0.8	1.4			$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		
Propagation Delay	t <sub>PLH</sub> -t <sub>PHL</sub>	-0.4	0.3	0.9	μs	$T_A = 25^{\circ}C$	Pulse: f = 10 kHz Duty Cycle = 50%	6, 10-14	9
Difference Between Any 2 Parts	VPLH VPHL	-0.7	0.3	1.3	<b>P</b>		$ \begin{array}{cccccccccccccccccccccccccccccccccccc$		
Common Mode Transient	$ \mathrm{CM_H} $	15	30		kV/us	$T_A = 25$ °C	$\begin{aligned} V_{CC} &= 5.0 \ V & R_L &= 1.9 \ k\Omega \\ C_L &= 15 \ pF & I_F &= 0 \ mA \end{aligned}$	7	3, 5
Immunity at Logic High Level Output	TOMHI	15	30		Κνημο	$V_{CM} = 1500 V_{p-p}$	$\begin{array}{cccc} V_{CC} = 15.0 \; V & R_L = 20 \; k\Omega \\ C_L = 100 \; pF & I_F = 0 \; mA \end{array}$	7	4, 6
Common Mode Transient	$ \mathrm{CM_L} $	15	30		kW/us	$T_A = 25^{\circ}C$	$\begin{aligned} V_{CC} &= 5.0 \ V & R_L &= 1.9 \ k\Omega \\ C_L &= 15 \ pF & I_F &= 16 \ mA \end{aligned}$	7	3, 5
Immunity at Logic Low Level Output		10	30		Α τ / μο		$\begin{aligned} V_{CC} &= 15.0 \ V & R_L &= 20 \ k\Omega \\ C_L &= 100 \ pF & I_F &= 12 \ mA \end{aligned}$	7	4, 6
Level Output		15	30			2000 <b>ў</b> р-р	$\begin{aligned} V_{CC} &= 15.0 \ V & R_L &= 20 \ k\Omega \\ C_L &= 100 \ pF & I_F &= 16 \ mA \end{aligned}$	7	4, 6

<sup>\*</sup>All typicals at  $T_A=25^{\circ}\mathrm{C}.$ 

#### Notes:

- 1. CURRENT TRANSFER RATIO in percent is defined as the ratio of output collector current  $(I_O)$ , to the forward LED input current  $(I_F)$ , times 100.
- 2. Device considered a two-terminal device: Pins 1, 2, 3, and 4 shorted together and Pins 5, 6, 7, and 8 shorted together.
- 3. Under TTL load and drive conditions: Common mode transient immunity in a Logic High level is the maximum tolerable (positive)  $dV_{CM}/dt$  on the leading edge of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a Logic High state (i.e.,  $V_0 > 2.0 \text{ V}$ ). Common mode transient immunity in a Logic Low level is the maximum tolerable (negative)  $dV_{CM}/dt$  on the trailing edge of the common mode
- pulse signal,  $V_{CM}$ , to assure that the output will remain in a Logic Low state (i.e.,  $V_{\rm O} <$  0.8 V).
- 4. Under IPM (Intelligent Power Module) load and LED drive conditions: Common mode transient immunity in a Logic High level is the maximum tolerable  $dV_{CM}/dt$  on the leading edge of the common mode pulse,  $V_{CM}$ , to assure that the output will remain in a Logic High state (i.e.,  $V_O > 3.0 \text{ V}$ ). Common mode transient immunity in a Logic Low level is the maximum tolerable  $dV_{CM}/dt$  on the trailing edge of the common mode pulse signal,  $V_{CM}$ , to assure that the output will remain in a Logic Low state (i.e.,  $V_O < 1.0 \text{ V}$ ).
- 5. The 1.9 k $\Omega$  load represents 1 TTL unit load of 1.6 mA and a 5.6 k $\Omega$  pull-up resistor.

- 6. The  $R_L$ =15 k $\Omega$ ,  $C_L$ =100 pF load represents an IPM (Intelligent Power Module) load.
- 7. Use of a  $0.1\,\mu F$  bypass capacitor connected between pins 5 and 8 is recommended.
- 8. In accordance with UL 1577, each optocoupler is proof tested by applying an insulation test voltage  ${\ge}6000~V_{rms}$  for 1 second (leakage detection current limit,  $I_{I-O} \le 5~\mu A$ ). This test is performed before the 100% Production test shown in the VDE 0884 Insulation Characteristics Table.
- 9. The difference between  $t_{PLH}$  and  $t_{PHL}$  between any two CNW4504 parts under the same operating condition. (See Power Inverter Dead Time and Propagation Delay Specifications section).




Figure 1. DC and Pulsed Transfer Characteristics.




Figure 2. Current Transfer Ratio vs. Input Current.




Figure 3. Input Current vs. Forward Voltage.




Figure 4. Current Transfer Ratio vs. Temperature.





Figure 5. Logic High Output Current vs. Temperature.







Figure 6. Switching Test Circuit.\*








Figure 7. Test Circuit for Transient Immunity and Typical Waveforms.










Figure 8. Propagation Delay Time vs. Temperature.

Figure 9. Propagation Delay Time vs. Load Resistance.

Figure 10. Propagation Delay Time vs. Load Resistance.

# **-** 4447584 0012511 945 **-**









Figure 11. Propagation Delay Time vs. Temperature.

Figure 12. Propagation Delay Time vs. Load Resistance.

Figure 13. Propagation Delay Time vs. Load Capacitance.






Figure 14. Propagation Delay Time vs. Supply Voltage.

Figure 15. Dependence of Safety Maximum Ratings with Ambient Temperature.




Figure 16. Typical Power Inverter.




Figure 17. LED Delay and Dead Time Diagram.

#### Power Inverter Dead Time and Propagation Delay Specifications

The CNW4504 includes a specification intended to help designers minimize "dead time" in their power inverter designs. The new "propagation delay difference" specification (t<sub>PLH</sub> - t<sub>PHL</sub>) is useful for determining not only how much optocoupler switching delay is needed to prevent "shoot-through" current, but also for determining the best achievable worst-case dead time for a given design.

When inverter power transistors switch (Q1 and Q2 in Figure 16), it is essential that they never conduct at the same time. Extremely large currents will flow if there is any overlap in their conduction during switching transitions, potentially damaging the transistors and even the surrounding circuitry. This "shoot-through" current is eliminated by delaying the turn-on of one transistor (Q2) long enough to ensure that the opposing transistor (Q1) has completely turned off. This delay introduces a small amount of "dead time" at the output of the inverter during which both transistors are off during switching transitions. Minimizing this dead time is an important design goal for an inverter designer.

The amount of turn-on delay needed depends on the propagation delay characteristics of the optocoupler, as well as the characteristics of the transistor base/gate drive circuit. Considering only the delay characteristics of the optocoupler (the characteristics of the base/gate drive circuit can be analyzed in

the same way), it is important to know the minimum and maximum turn-on (t<sub>PHL</sub>) and  $turn-off(t_{PLH})$  propagation delay specifications, preferably over the desired operating temperature range. The importance of these specifications is illustrated in Figure 17. The waveforms labeled "LED1", "LED2", "OUT1", and "OUT2" are the input and output voltages of the optocoupler circuits driving Q1 and Q2 respectively. Most inverters are designed such that the power transistor turns on when the optocoupler LED turns on; this ensures that both power transistors will be off in the event of a power loss in the control circuit. Inverters can also be designed such that the power transistor turns off when the optocoupler LED turns on; this type of design, however, requires additional fail-safe circuitry to turn off the power transistor if an over-current condition is detected. The timing illustrated in Figure 17 assumes that the power transistor turns on when the optocoupler LED turns on.

The LED signal to turn on Q2 should be delayed enough so that an optocoupler with the very fastest turn-on propagation  $delay(t_{PHLmin})$  will never turn on before an optocoupler with the very slowest turn-off propagation delay  $(t_{PLHmax})$ turns off. To ensure this, the turn-on of the optocoupler should be delayed by an amount no less than  $(t_{PLHmax} - t_{PHLmin})$ , which also happens to be the maximum data sheet value for the propagation delay difference specification,  $(t_{PLH} - t_{PHL})$ . The CNW4504 specifies a maximum  $(t_{PLH} - t_{PHL})$  of 1.3 µs over an

operating temperature range of 0-70°C.

Although (t<sub>PLH</sub>-t<sub>PHL</sub>)<sub>max</sub> tells the designer how much delay is needed to prevent shoot-through current, it is insufficient to tell the designer how much dead time a design will have.

Assuming that the optocoupler turn-on delay is exactly equal to (t<sub>PLH</sub> - t<sub>PHL</sub>)<sub>max</sub>, the minimum dead time is zero (i.e., there is zero time between the turn-off of the very slowest optocoupler and the turn-on of the very fastest optocoupler).

Calculating the maximum dead time is slightly more complicated. Assuming that the LED turn-on delay is still exactly equal to  $(t_{PLH} - t_{PHL})_{max}$ , it can be seen in Figure 17 that the maximum dead time is the sum of the maximum difference in turn-on delay plus the maximum difference in turn-off delay,

 $[(t_{PLHmax}\text{-}t_{PLHmin})\text{+}(t_{PHLmax}\text{-}t_{PHLmin})].$ 

This expression can be rearranged to obtain

 $[(t_{PLHmax}-t_{PHLmin})-(t_{PHLmin}-t_{PHLmax})],$ 

and further rearranged to obtain

 $[(t_{PLH}-t_{PHL})_{max}-(t_{PLH}-t_{PHL})_{min}],$ 

which is the maximum minus the minimum data sheet values of  $(t_{PLH}-t_{PHL})$ . The difference between the maximum and minimum values depends directly on the total spread in propagation delays and sets the limit on how good the worst-case dead time can be for a given design. Therefore, optocouplers with tight propagation delay specifications (and not



just shorter delays or lower pulse-width distortion) can achieve short dead times in power inverters. The CNW4504 specifies a minimum ( $t_{PLH}$  -  $t_{PHL}$ ) of -0.7  $\mu s$  over an operating temperature range of 0-70°C,

resulting in a maximum dead time of 2.0  $\mu$ s when the LED turn-on delay is equal to  $(t_{PLH}-t_{PHL})_{max}$ , or 1.3  $\mu$ s.

It is important to maintain accurate LED turn-on delays

because delays shorter than  $(t_{PLH} - t_{PHL})_{max}$  may allow shoot-through currents, while longer delays will increase the worst-case dead time.

For more information:

United States\*

Europe\*

Far East/Australasia: (65) 290-6305

Canada: (416) 206-4725 Japan: (81) 3 3331-6111

\*Call your local HP sales office listed in your telephone directory. Ask for a Components representative.

components representative.

Data Subject to Change Copyright © 1994 Hewlett-Packard Co.

Obsoletes 5091-7823E (8/93)

Printed in U.S.A.

5963-5001E (12/94)