PRELIMINARY PRODUCT INFORMATION



mos integrated circuit $\mu PD78F9801$

8-BIT SINGLE-CHIP MICROCONTROLLER

The μ PD78F9801 is a μ PD789800 sub-series product (for a USB keyboard) of the 78K/0S series.

The μ PD78F9801 replaces the internal masked ROM of the μ PD789800 with flash memory, which enables the writing/erasing of a program while the device is mounted on the board.

Because the device can be programmed by the user, it is ideally suited to the evaluation stages of system development, the manufacture of small batches of multiple products, and the rapid development of new products.

The functions of this microcontroller are described in the following user's manuals. Refer to these manuals when designing a system based on this microcontroller.

μPD789800 Sub-Series User's Manual: To be prepared 78K/0S Series User's Manual - Instruction: U11047E

FEATURES

- Pin-compatible with masked ROM version (excluding VPP pin)
- Flash memory: 16K bytes
- · Internal high-speed RAM: 256 bytes
- Operable on the same supply voltage as masked ROM version (VDD = 4.0 to 5.5 V)

Remark The differences between the flash memory and masked ROM versions are summarized in Chapter 3.

APPLICATIONS

USB keyboards

ORDERING INFORMATION

| Part number | Package | Internal ROM |
|---------------------------|--|--------------|
| μPD78F9801CU | 42-pin plastic shrink DIP (600 mil) | Flash memory |
| μ PD78F9801GB-3BS-MTX | 44-pin plastic QFP (10 \times 10 mm, 0.8-mm pitch) | Flash memory |


The information contained in this document is being issued in advance of the production cycle for the device. The parameters for the device may change before final production or NEC Corporation, at its own discretion, may withdraw the device prior to its production.

The Hannes Wilder at the second secon



78K/0S SERIES DEVELOPMENT

The 78K/0S series products are shown below. The sub-series names are indicated in frames.



synchronizing separator

Device for an IC card, with a security circuit

The following table lists the major differences in functions between the sub-series.

μPD789810

5-pin

| | Function | ROM size | | Tir | ner | | 8-bit | 10-bit | 8-bit | Serial interface | I/O | Minimum |
|--------------------|------------|-----------|-------|--------|-------|------|-------|--------|-------|--------------------------------|---------|-----------------------|
| Sub-series | | TION SIZE | 8-bit | 16-bit | Clock | WDT | A/D | A/D | D/A | Sena interiace | "0 | V _{DD} value |
| Small-scale | μPD789026 | 4 K-16 K | 1 ch | 1 ch | - | 1 ch | - | - | - | 1 ch (UART: 1 ch) | 34 pins | 1.8 V |
| general purpose | μPD789014 | 2 K-4 K | 2 ch | 1 | | | | | | | 22 pins | |
| LCD driving | μPD789417 | 12 K-24 K | 3 ch | 1 ch | 1 ch | 1 ch | ı | 7 ch | - | 1 ch (UART: 1 ch) | 43 pins | 1.8 V |
| | μPD789407 | 12 K-24 K | | | | | 7 ch | 1 | | | | |
| ASSP | μPD789800 | 8 K | 2 ch | i | 1 | 1 ch | ı | - | - | 2 ch (USB: 1 ch) | 31 pins | 4.0 V |
| | μPD789806Y | 16 K | 2 ch | 1 | 1 | 1 ch | 1 | - | - | 2 ch (USB: 1 ch, l°C: 1 ch) | 20 pins | 4.5 V |
| | μPD789810 | 6 K | i | ı | 1 | 1 ch | ı | - | - | - | 1 pin | 1.8 V |

3



FUNCTIONS

| Ite | əm | Function | | | |
|----------------------|----------------|--|--|--|--|
| Internal memory | Flash memory | 16K bytes | | | |
| | High-speed RAM | 256 bytes | | | |
| Instruction cycle | | Incorporates the function that can change the instruction execution time. 0.33 μ s/1.33 μ s (when the main system clock operates at 6.0 MHz) | | | |
| Instruction set | | 16-bit operation Bit manipulation (set, reset, and test) etc. | | | |
| I/O ports | | Total 31 CMOS I/O 31 (Of the above COMS I/O ports, 18 ports can be switched to N-ch open-drain I/O ports.) | | | |
| Serial interface | | USB (universal serial bus) function: 1 channel 3-wire serial I/O mode: 1 channel | | | |
| Timer | | 8-bit timer 00: 1 channel 8-bit timer/event counter 01: 1 channel Watchdog timer: 1 channel | | | |
| Regulator | | Incorporated (VREG = 3.3 ± 0.3 V) | | | |
| Vector interrupt | Maskable | Internal: 9, external: 1 | | | |
| source | Nonmaskable | Internal: 1 | | | |
| Power supply voltage |) | V _{DD} = 4.0 to 5.0 V | | | |
| Operating ambient te | mperature | T_A = -40 to +85 °C (when the USB is not operating) T_A = 0 to +70 °C (when the USB is operating) T_A = 0 to +50 °C (when a flash memory is written) | | | |
| Package | | 42-pin plastic shrink DIP (600 mil) 44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch) | | | |

CONTENTS


| 1. | PIN CONFIGURATION (TOP VIEW) | 5 |
|----|--|----|
| 2. | BLOCK DIAGRAM | 7 |
| 3. | DIFFERENCES BETWEEN THE μ PD78F9801 AND MASKED ROM VERSION | 8 |
| 4. | PIN FUNCTIONS | 9 |
| | 4.1 Port Pins | 9 |
| | 4.2 Non-Port Pins | 10 |
| | 4.3 Pin Input/Output Circuits and Handling of Unused Pins | 11 |
| 5. | FLASH MEMORY PROGRAMMING | 13 |
| | 5.1 Selecting the Transmission Method | 13 |
| | 5.2 Flash Memory Programming Functions | 14 |
| | 5.3 Connecting the Flashpro II | 14 |
| ô. | ELECTRICAL CHARACTERISTICS (TARGET VALUES) | 15 |
| 7. | PACKAGE DRAWINGS | 26 |
| ΑP | PPENDIX A DEVELOPMENT TOOLS | 28 |
| ۸D | DENDLY R DELATED DOCUMENTS | 20 |

5




1. PIN CONFIGURATION (TOP VIEW)

 42-pin plastic shrink DIP (600 mil) μPD78F9801CU



Caution In normal operation mode, connect the VPP pin directly to the Vsso pin.

• 44-pin plastic QFP (10 × 10 mm, 0.8-mm pitch) μ PD78F9801GB-3BS-MTX



Caution In normal operation mode, connect the VPP pin directly to the Vsso pin.

| INTP0 | : Interrupt from peripherals | SO10 | : Serial data output |
|-------------|--------------------------------------|------------------|-----------------------------|
| KR00 - KR07 | : Key return | TI01 | : Timer input |
| NC | : No connection | TO01 | : Timer output |
| P00-P07 | : Port 0 | USBDM, USBDP | : Universal serial bus data |
| P10-P17 | : Port 1 | V DD0 | : Port power supply |
| P20-P26 | : Port 2 | V _{DD1} | : Power supply |
| P40-P47 | : Port 4 | V PP | : Programming power supply |
| RESET | : Reset | Vsso | : Port ground |
| REGC | : Voltage regulator for USB function | V _{SS1} | : Ground |

X1, X2

: Crystal

SI10 : Serial data input

: Serial clock input/output


6

SCK10

7



2. BLOCK DIAGRAM





3. DIFFERENCES BETWEEN THE μ PD78F9801 AND MASKED ROM VERSION

The μ PD78F9801 incorporates flash memory which enables the writing/erasing of a program while the device is mounted on the board.

Table 3-1 lists the differences between the μ PD78F9801 and masked ROM version.

Table 3-1. Differences between the μ PD78F9801 and Masked ROM Version

| ltem | μPD78F9801 | Masked ROM version | | | |
|--|--|--------------------|--|--|--|
| ROM type | Flash memory | Masked ROM | | | |
| IC pin | Not provided | Provided | | | |
| V _{PP} pin | Provided | Not provided | | | |
| Electrical characteristics (target values) | Refer to the Preliminary Product Information supplied for individual products. | | | | |

9



4. PIN FUNCTIONS

4.1 Port Pins

| Pin name | 1/0 | Function | When reset | Also used as |
|-------------------------|-----|--|------------|---|
| P00-P07 | I/O | Port 0 8-bit input/output port Can be set to either input or output in 1-bit units. When being used as an input port, whether the built-in pull-up resistor is to be used can be specified by software. Can be set to either CMOS output or N-ch open-drain output in 8-bit units. | Input | - |
| P10-P17 | I/O | Port 1 8-bit input/output port Can be set to either input or output in 1-bit units. When being used as an input port, whether the built-in pull-up resistor is to be used can be specified by software. Can be set to either CMOS output or N-ch open-drain output in 8-bit units. | Input | - |
| P20 P21 P22 P23-P25 P26 | I/O | Port 2 7-bit input/output port Can be set to either input or output in 1-bit units. When being used as an input port, whether the built-in pull-up resistor is to be used can be specified by software. Only P25 and P26 can be set to either CMOS output or N-ch opendrain output in 1-bit units. | Input | SCK10 SO10 SI10 - INTP0/TI01/TO01 |
| P40-P47 | I/O | Port 4 8-bit input/output port Can be set to either input or output in 1-bit units. When being used as an input port, whether the built-in pull-up resistor is to be used can be specified by software. | Input | KR00 - KR07 |



4.2 Non-Port Pins

| Pin name | I/O | Function | When reset | Also used as |
|------------------|--------|--|------------|----------------|
| INTP0 | Input | External interrupt request input for which effective edges (rising and/or falling edges) can be specified | Input | P26/TI01/TO01 |
| KR00 - KR07 | Input | Input for detecting key return signals | Input | P40-P47 |
| NC | - | No connection. Can be left open. | - | - |
| REGC | - | Internally generated power supply for driving USB driver/receiver. Connect this pin to Vss through a 0.1- μ F capacitor. | - | - |
| RESET | Input | System reset input | Input | - |
| SCK10 | 1/0 | Serial clock input/output for serial interface | Input | P20 |
| SI10 | Input | Serial data input for serial interface | Input | P22 |
| SO10 | Output | Serial data output for serial interface | Input | P21 |
| TI01 | Input | External count clock input to 8-bit timer TM01 | Input | P26/INTP0/TO01 |
| TO01 | Output | Output from 8-bit timer TM01 | Input | P26/INTP0/TI01 |
| USBDM | 1/0 | Serial data input/output (negative side) for USB function. The pull-up resistor (1.5 k Ω) for the USBDM pin must be connected to the REGC pin. | Input | - |
| USBDP | 1/0 | Serial data input/output (positive side) for USB function | Input | - |
| V _{DD0} | - | Positive supply voltage for ports | - | - |
| V _{DD1} | - | Positive supply voltage for circuits other than ports | - | - |
| V _{PP} | - | Pin for setting flash memory programming mode. Apply a high voltage to write or verify a program. | - | - |
| Vsso | | Ground potential for ports | - | |
| V _{SS1} | - | Ground potential for circuits other than ports | - | - |
| X1 | Input | Connected to crystal for main system clock oscillator | Input | <u>-</u> |
| X2 | | | - | |



4.3 Pin Input/Output Circuits and Handling of Unused Pins


Table 4-1 lists the types of input/output circuits for each pin and explains how unused pins are handled.

Figure 4-1 shows the configuration of each type of input/output circuit.

Table 4-1. Type of Input/Output Circuit for Each Pin

| Pin name | I/O circuit type | 1/0 | Recommended connection of unused pins |
|----------------------|------------------|-------|---|
| P00-P07 | 5-R | 1/0 | Separately connected to VDD or Vss via respective resistors |
| P10-P17 | | | |
| P20/ SCK10 | 8-C | | |
| P21/SO10 |] | | |
| P22/SI10 |] | | |
| P23, P24 |] | | |
| P25 | 8-F | | |
| P26/INTP0/TI01/TO01 | | | Separately connected to Vss via respective resistors |
| P40/ KR00 -P47/ KR07 | 8-C | | Separately connected to VDD or Vss via respective resistors |
| USBDM | 24-A | | Connected to REGC pin |
| USBDP |] | | Separately connected to Vss via respective resistors |
| RESET | 2 | Input | - |
| NC | - | - | Open |
| REGC | - | - | Connected to USBDM pin |
| V _{PP} | - | - | Connected directly to Vss |

Figure 4-1. Pin Input/Output Circuits





5. FLASH MEMORY PROGRAMMING

Flash memory is used as the built-in program memory of the μ PD78F9801.

The flash memory can be written even while the device is installed in the target system (on-board write). To write a program into the flash memory, connect the dedicated flash writer (Flashpro II) to both the host machine and target system.

Remark The Flashpro II (formerly, Flashpro) is manufactured by Naito Densei Machida Seisakusho Co., Ltd.

5.1 Selecting the Transmission Method

The Flashpro II writes into flash memory by means of serial transmission. The transmission method to be used for writing is selected from those listed in Table 5-1. To select a transmission method, use the format shown in Figure 5-1, according to the number of VPP pulses listed in Table 5-1.

Transmission method Number of channels Pins Number of VPP pulses 3-wire serial I/O 1 SCK10 /P20 0 SO10/P21 SI10/P22 Pseudo 3-wire mode^{Note} P15 (serial clock input) 12 P16 (serial data output) P17 (serial data input) P45/KR05 (serial clock input) 13 P46/KR06 (serial data output) P47/ KR07 (serial data input)

Table 5-1. Transmission Methods

Note Serial transfer by controlling the ports using software

Caution To select a transmission method, always use the corresponding number of VPP pulses listed in Table 5-1.

VPP VDD 1 2 n

Figure 5-1. Transmission Method Selection Format





5.2 Flash Memory Programming Functions

Flash memory writing and other operations can be performed by transmitting/receiving commands and data according to the selected transmission method. Table 5-2 lists the main flash memory programming functions.


Table 5-2. Main Flash Memory Programming Functions

| Function | Description |
|-------------------|---|
| Batch erase | Erases the entire contents of memory. |
| Batch blank check | Checks that the entire contents of memory have been erased. |
| Data write | Write to the flash memory according to the specified write start address and number of bytes of data to be written. |
| Batch verify | Compares the entire contents of memory with the input data. |

5.3 Connecting the Flashpro II


The connection between the Flashpro II and μ PD78F9801 varies with the transmission method (3-wire serial I/O or pseudo 3-wire). Figures 5-2 and 5-3 show the connection for each transmission method.

Figure 5-2. Flashpro II Connection in 3-Wire Serial I/O Mode



Note n: 1 or 2

Figure 5-3. Flashpro II Connection in Pseudo 3-Wire Mode (When Port 1 Is Used)



Note n: 1 or 2



6. ELECTRICAL CHARACTERISTICS (TARGET VALUES)

Caution The ratings listed below are target values for the product.

When designing an application system, refer to the following data sheet, which details the formal electrical characteristics:

μPD78F9801 Data Sheet: To be prepared

ABSOLUTE MAXIMUM RATINGS (TA = 25 °C)

| Parameter | Symbol | Condition | s | Rated value | Unit |
|-------------------------------|-----------------------|---|---|-----------------------------------|------|
| Supply voltage | V _{DD} | VDD0, VDD1 | | -0.3 to +7.0 | ٧ |
| | V _{PP} | | | -0.3 to +10.8 | ٧ |
| Input voltage | Vıı | Pins other than USBDM and USBDP -0.3 to V _{DD} + 0.3 | | | ٧ |
| | V _{I2} | USBDM, USBDP | USBDM, USBDP -0.3 to V _{REG} ^{Note} + 0.5 | | |
| Output voltage | V 01 | Pins other than USBDM an | -0.3 to V _{DD} + 0.3 | ٧ | |
| | V ₀₂ | USBDM, USBDP | -0.3 to V _{REG} ^{Note} + 0.3 | | |
| Output high current | IOH ^{Note 2} | Each pin Peak value | | -10 | mA |
| | | rms Total for all pins Peak value | | -5 | mA |
| | | | | Total for all pins Peak value -30 | |
| | | | rms | -15 | mA |
| Output low current | IOL ^{Note 2} | Each pin | Peak value | 30 | mA |
| | | | rms | 15 | mA |
| | | Total for all pins | Peak value | 160 | mA |
| | | | rms | 80 | mA |
| Operating ambient temperature | Та | | | -40 to +85 | °C |
| Storage temperature | T _{stg} | | | -65 to +150 | °C |

Notes 1. Voltage output to the REGC pin ($V_{REG} = 3.0$ to 3.6 V)

2. Calculate rms with [rms] = [peak value] $\times \sqrt{\text{duty cycle}}$.

Caution Absolute maximum ratings are rated values beyond which physical damage will be caused to the product; if the rated value of any of the parameters in the above table is exceeded, even momentarily, the quality of the product may deteriorate. Always use the product within its rated values.

Remark The characteristics of a dual-function pin do not differ between the port function and the secondary function, unless otherwise stated.



CHARACTERISTICS OF THE MAIN SYSTEM CLOCK OSCILLATION CIRCUIT

 $(T_A = -40 \text{ to } +85 \text{ °C}, V_{DD} = 4.0 \text{ to } 5.5 \text{ V})$

| Resonator | Recommended circuit | Parameter | Conditions | MIN. | TYP. | MAX. | Unit |
|-------------------|-----------------------|---|------------|------|-----------------------|------|------|
| Crystal | X2 X1 V _{PP} | Oscillator frequency (fx) ^{Note 1} | | | 6.0 ^{Note 3} | | MHz |
| | Tc2Tc1 | Oscillation settling time ^{Note 2} | | | | 30 | ms |
| External clock | X2 X1 | X1 input frequency (fx) ^{Note 1} | | | 6.0 ^{Note 3} | | MHz |
| | μPD74HCU04 | X1 input high/low level width (txH, txL) | | 70 | | 85 | ns |

- **Notes 1.** Only the characteristics of the oscillation circuit are indicated. See the description of the AC characteristics for the instruction execution time.
 - 2. Time required for oscillation to settle once a reset sequence ends or STOP mode is deselected.
 - 3. This product has been designed to operate at 6 MHz.

Caution When using the main system clock oscillation circuit, observe the following conditions for the wiring of that section enclosed in dotted lines in the above diagrams, so as to avoid the influence of the wiring capacitance.

- · Keep the wiring as short as possible.
- · Do not allow signal wires to cross one another.
- · Keep the wiring away from wires that carry a high, non-stable current.
- Keep the grounding point of the capacitors at the same level as Vss.
- Do not connect the grounding point to a grounding wire that carries a high current.
- Do not extract a signal from the oscillation circuit.



DC CHARACTERISTICS (TA = -40 to +85 °C, VDD = 4.0 to 5.5 V)

| Parameter | Symbol | Conditio | ns | MIN. | TYP. | MAX. | Unit |
|-------------------------------------|------------------|---|--|-----------------------|------|----------------------------------|------|
| Input high voltage | V _{IH1} | P00-P07, P10-P17 | | 0.7V _{DD} | | V _{DD} | V |
| | V _{IH2} | P20-P26, P40-P47, RESE | Ī | 0.8V _{DD} | | V _{DD} | V |
| | V _{IH3} | X1, X2 | | V _{DD} - 0.1 | | V _{DD} | ٧ |
| | V _{1H4} | USBDM, USBDP | | 2.0 | | V _{REG} ^{Note} | ٧ |
| Input low voltage | VIL1 | P00-P07, P10-P17 | | 0 | | 0.3V _{DD} | V |
| | V _{IL2} | P20-P26, P40-P47, RESE | Ī | 0 | | 0.3V _{DD} | ٧ |
| | VIL3 | X1, X2 | | 0 | | 0.1V _{DD} | ٧ |
| | VIL4 | USBDM, USBDP TA = 0 to | +70 °C | 0 | | 0.8 | ٧ |
| Output high | V _{OH1} | Pins other than USBDM | Iон = -1 mA | V _{DD} - 1.0 | | | ٧ |
| voltage | | and USBDP | Іон = -100 μΑ | V _{DD} - 0.5 | | | ٧ |
| | V _{OH2} | USBDM, USBDP TA = 0 to | +70 °C | 2.8 | | | ٧ |
| Output low voltage | V _{OL1} | Pins other than USBDM | loL = 10 mA | | | 1.0 | ٧ |
| | | and USBDP | IoL = 400 μA | | | 0.5 | V |
| | V _{OL2} | USBDM, USBDP TA = 0 to | +70 °C | | | 0.3 | ٧ |
| High-level input leakage current | Іпн1 | P00-P07, P10-P17, P20- P26, P40-P47, RESET | VIN = VDD | | | 3 | μΑ |
| | ILIH2 | X1, X2 | 1 | | | 20 | μΑ |
| | Ілнз | USBDM, USBDP TA = 0 to +70 °C | 0 V ≤ V _{IN} < V _{REG} ^{Note} | | | 10 | μΑ |
| Low-level input leakage current | ILIL1 | P00-P07, P10-P17, P20- P26, P40-P47, RESET | V _{IN} = 0 V | | | -3 | μΑ |
| | ILIL2 | X1, X2 | 7 | | | -20 | μΑ |
| | Ілгз | USBDM, USBDP TA = 0 to +70 °C | 0 V ≤ V _{IN} < V _{REG} ^{Note} | | | -10 | μΑ |
| High-level output leakage current | ILOH1 | | Vout = Vdd | | | 3 | μΑ |
| Low-level output leakage current | ILOL1 | | Vout = 0 V | | | -3 | μΑ |
| Software pull-up resistance | R ₁ | | V _{IN} = 0 V | 50 | 100 | 200 | kΩ |

Note Voltage output to the REGC pin ($V_{REG} = 3.0$ to 3.6 V)

Remark The characteristics of a dual-function pin do not differ between the port function and the secondary function, unless otherwise stated.



DC CHARACTERISTICS (TA = -40 to +85 °C, VDD = 4.0 to 5.5 V)

| Parameter | Symbol | Conditions | | MIN. | TYP. | MAX. | Unit |
|-------------------------|------------------|---------------------------------|---|------|------|------|------|
| Supply currentNote 1, 2 | I _{DD1} | 6-MHz crystal oscillation | | | 9 | 27 | mA |
| | | (operating mode) | When the USB function is operating TA = 0 to +70 °C | | 19 | 47 | mA |
| | I _{DD2} | 6-MHz crystal oscillation (HALT | | | 4.5 | 13.5 | mA |
| | | mode) | When the USB function is operating TA = 0 to +70 °C | | 14.5 | 33.5 | mA |
| | I _{DD3} | STOP mode | When the USB function is disabled | | 14.5 | 34.5 | μΑ |
| | | | When the USB function is enabled TA = 0 to +70 °C | | 64.5 | 105 | μΑ |

- Notes 1. The power supply current does not include the current flowing through the built-in pull-up resistor.
 - 2. During high-speed mode operation (when the processor clock control register (PCC) is cleared to 00H.)

AC CHARACTERISTICS

(1) Basic operations ($T_A = -40 \text{ to } +85 \text{ }^{\circ}\text{C}$, $V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$)

| Parameter | Symbol | Condition | ıs | MIN. | TYP. | MAX. | Unit |
|---|--------------|---------------------------------|------------|------|-------|------|------|
| Cycle time (minimum | Tcy | Operation based on the | PCC = 02 H | | 1.333 | | μs |
| instruction execution time) | | main system clock fx = 6 MHz | PCC = 00 H | | 0.333 | | μs |
| TI01 input frequency | tπı | | | 0 | | 4 | MHz |
| TI01 input high/low level width | tтін, tті∟ | | | 0.1 | | | μs |
| Interrupt input high/low level width | tinth, tintl | INTP0 | | 10 | | | μs |
| RESET low level width | trsL | | | 10 | | | μs |



(2) Serial interface

(a) USB function (TA = 0 to +70 °C, VDD = 4.0 to 5.5 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|--------|--|--------|--------|--------|------|
| USBDM and | tr | C = 50 pF ^{Note} | 75 | | | ns |
| USBDP rise time | | C = 350 pF ^{Note} | | | 300 | ns |
| USBDM and | tr | C = 50 pF ^{Note} | 75 | | | ns |
| USBDP fall time | | C = 350 pF ^{Note} | | | 300 | ns |
| Rise/fall time matching | trғм | tr/t⊧ | 80 | | 120 | % |
| Differential output signal cross-over point | Vcrs | | 1.3 | | 2.0 | ٧ |
| Data transfer rate | tdrate | Average bit rate 1.5 Mbps \pm 1.5 % | 1.4775 | 1.5000 | 1.5225 | MHz |
| Transmission | tupj1 | Upon transferring the next bit | -95 | 0 | 95 | ns |
| differential signal jitter | tupj2 | Upon transferring the bit following the next bit | -150 | 0 | 150 | ns |
| Transmission EOP width | tEOPT1 | | 1.25 | 1.33 | 1.50 | μs |
| Reception EOP | teopr1 | EOP width to be eliminated | | | 300 | ns |
| width | teopr2 | EOP width to be detected | 675 | | | ns |
| Reception USB | tures1 | USB reset width to be eliminated | | | 2.5 | μs |
| reset width | tures2 | USB reset width to be detected | 5.5 | | | μs |

Note C is the capacitance of the USBDM and USBDP output lines.



- (b) Serial interface SIO1 ($T_A = -40 \text{ to } +85 \text{ °C}$, $V_{DD} = 4.0 \text{ to } 5.5 \text{ V}$)
 - (i) Three-wire serial I/O mode (SCK10 ...Internal clock output)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|---------------|---|--------------|------|------|------|
| SCK10 cycle time | tkey1 | | 667 | | | ns |
| SCK10 high/low level width | tkH1, tkL1 | | tксү1/2 - 50 | | | ns |
| SI10 setup time (relative to SCK10 ↑) | t sıĸı | | 150 | | | ns |
| SI10 hold time (relative to SCK10 ↑) | tksıı | | 400 | | | ns |
| Delay between SCK10 ↓ and SO10 output | tkso1 | $C = 100 \text{ pF}^{\text{Note}}, R = 1 \text{ k}\Omega^{\text{Note}}$ | 0 | | 200 | ns |

Note C and R are the capacitance and resistance of the SO10 output line, respectively.


(ii) Three-wire serial I/O mode (SCK10 ...External clock output)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--|----------------------------|--|------|------|------|------|
| SCK10 cycle time | tkcy2 | | 667 | | | ns |
| SCK10 high/low level width | t KH2, t KL2 | | 400 | | | ns |
| SI10 setup time (relative to SCK10 ↑) | tsik2 | | 100 | | | ns |
| SI10 hold time (relative to SCK10 ↑) | tksız | | 400 | | | ns |
| Delay between SCK10 ↓ and SO10 output | tkso2 | C =100 pF ^{Note} , R = 1 k Ω ^{Note} | 0 | | 250 | ns |


Note C and R are the capacitance and resistance of the SO10 output line, respectively.




AC TIMING MEASUREMENT POINTS (except the X1 input)




CLOCK TIMING




TI TIMING



INTERRUPT INPUT TIMING




RESET INPUT TIMING





SERIAL TRANSFER TIMING

Three-Wire Serial I/O Mode:






DATA HOLD CHARACTERISTICS OF DATA MEMORY AT LOW VOLTAGE IN STOP MODE ($T_A = -40 \text{ to } +85 \text{ °C}$)

| Item | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|--------------------------|------------------|--------------------|------|------|------|------|
| Data hold supply voltage | V _{DDR} | | 4.0 | | 5.5 | V |
| Release signal set time | t srel | | 0 | | | μs |
| Oscillation settling | twait | Reset by RESET | | 5.46 | | ms |
| time | | Reset by interrupt | | Note | | ms |


Note 2^{12} /fx, 2^{15} /fx, or 2^{17} /fx can be selected according to the setting of bits 0 to 2 (OSTS0 to OSTS2) of the oscillation settling time selection register (OSTS).

Remark fx: Main system clock oscillation frequency

DATA HOLD TIMING (STOP mode release by RESET)



DATA HOLD TIMING (standby release signal: STOP mode release by interrupt signal)





FLASH MEMORY PROGRAMMING CHARACTERISTICS

Basic Characteristics (T_A = 0 to +50 °C, V_{DD} = 4.0 to 5.5 V)

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|------------------|-------------------------------|--------------------|-----------------|--------------------|-------|
| Supply voltage | V _{DD} | | 4.0 | | 5.5 | ٧ |
| | VPPL | When GND level is detected | 0 | | 0.2V _{DD} | ٧ |
| | V _{PPH} | When VDD level is detected | 0.8V _{DD} | V _{DD} | 1.2V _{DD} | ٧ |
| | V _{PP} | When high voltage is detected | 9.7 | 10.0 | 10.3 | ٧ |
| Write time | Tpw | 1 byte | 40 | 50 | To be determined | μs |
| Erase time | Tew | | 2 | | | s |
| Number of times flash memory can be rewritten | | | | | 20 | times |
| Main clock frequency | fx | | | 6 | | MHz |


AC CHARACTERISTICS (TA = 0 to +50 °C, VDD = 4.0 to 5.5 V)

Flash memory write mode

| Parameter | Symbol | Conditions | MIN. | TYP. | MAX. | Unit |
|---|----------------|------------|------|------|---------------------|------|
| V _{PP} setup time | t PSRON | | 0 | | 5.5 | μs |
| Setup time between Vpp↑ and Vpp↑ | torpsr | | 0 | | | μs |
| Setup time between RESET ↑ and V _{PP} ↑ | †PSRRF | | 1 | | | μs |
| Delay between RESET ↑ and V _{PP} count start | trece | | 1 | | | μs |
| Count execution time | t count | | | | 1 | ms |
| V _{PP} pulse high/low level width | tcн, tcL | | 8 | | | μs |
| V _{PP} pulse rise/fall time | ta, ta | | | | To be determined | μs |




FLASH MEMORY WRITE MODE







7. PACKAGE DRAWINGS

42PIN PLASTIC SHRINK DIP (600 mil)








NOTES

- 1) Each lead centerline is located within 0.17 mm (0.007 inch) of its true position (T.P.) at maximum material condition.
- 2) Item "K" to center of leads when formed parallel.


| ITEM | MILLIMETERS | INCHES |
|------|------------------------|---------------------------|
| Α | 39.13 MAX. | 1.541 MAX. |
| В | 1.78 MAX. | 0.070 MAX. |
| С | 1.778 (T.P.) | 0.070 (T.P.) |
| D | 0.50±0.10 | $0.020^{+0.004}_{-0.005}$ |
| F | 0.9 MIN. | 0.035 MIN. |
| G | 3.2±0.3 | 0.126±0.012 |
| Н | 0.51 MIN. | 0.020 MIN. |
| 1 | 4.31 MAX. | 0.170 MAX. |
| J | 5.08 MAX. | 0.200 MAX. |
| K | 15.24 (T.P.) | 0.600 (T.P.) |
| L | 13.2 | 0.520 |
| М | $0.25^{+0.10}_{-0.05}$ | $0.010^{+0.004}_{-0.003}$ |
| N | 0.17 | 0.007 |
| R | 0~15° | 0~15° |
| | | |

P42C-70-600A-1

44 PIN PLASTIC QFP (□10)



detail of lead end



NOTE

Each lead centerline is located within 0.16 mm (0.007 inch) of its true position (T.P.) at maximum material condition.

| ITEM | MILLIMETERS | INCHES |
|------|------------------------|---------------------------|
| Α | 13.2±0.2 | $0.520^{+0.008}_{-0.009}$ |
| В | 10.0±0.2 | $0.394^{+0.008}_{-0.009}$ |
| С | 10.0±0.2 | $0.394^{+0.008}_{-0.009}$ |
| D | 13.2±0.2 | $0.520^{+0.008}_{-0.009}$ |
| F | 1.0 | 0.039 |
| G | 1.0 | 0.039 |
| Н | $0.37^{+0.08}_{-0.07}$ | $0.015^{+0.003}_{-0.004}$ |
| T | 0.16 | 0.007 |
| J | 0.8 (T.P.) | 0.031 (T.P.) |
| K | 1.6±0.2 | 0.063±0.008 |
| L | 0.8±0.2 | 0.031 +0.009 -0.008 |
| М | $0.17^{+0.06}_{-0.05}$ | $0.007^{+0.002}_{-0.003}$ |
| N | 0.10 | 0.004 |
| Р | 2.7 | 0.106 |
| Q | 0.125±0.075 | 0.005±0.003 |
| R | 3°+7° | 3°+7° |
| S | 3.0 MAX. | 0.119 MAX. |

S44GB-80-3BS



APPENDIX A DEVELOPMENT TOOLS

The following development tools are available for developing systems using the $\mu PD78F9801$.

LANGUAGE PROCESSING SOFTWARE

| RA78K0S ^{Notes 1, 2, 3} | Assembler package common to the 78K/0S series | |
|---------------------------------------|--|--|
| CC78K0S ^{Notes 1, 2, 3} | compiler package common to the 78K/0S series | |
| DF789800 ^{Notes 1, 2, 3, 7} | Device file for the μ PD789800 sub-series | |
| CC78K0S-L ^{Notes 1, 2, 3, 7} | C compiler library source file common to the 78K/0S series | |

FLASH MEMORY WRITE TOOLS

| Flashpro II ^{Note 4} | Dedicated flash writer (formerly, Flashpro) |
|-------------------------------|---|
| FA-42CU ^{Note 4} | Flash memory write adapter |
| FA-44GB ^{Note 4} | |

DEBUGGING TOOLS

| ND-K980 ^{Notes 4, 7} | In-circuit emulator for the μ PD789800 sub-series The ND-K980 incorporates the NS-78K9 screen debugger. |
|-----------------------------------|--|
| IF-98D ^{Note 4} | This is an interface board, required when a PC-9800 series (other than a notebook type) are used as the host machine for the ND-K980. |
| IF-PCD ^{Note 4} | This is an interface board, required when an IBM PC/AT or compatible (other than a notebook type) is used as the host machine for the ND-K980. |
| IF-CARD ^{Note 4} | This is an interface board, required when a PC-9800 notebook, IBM PC/AT notebook, or compatible is used as the host machine for the ND-K980. |
| NP-42CU ^{Note 4} | Emulator probe for the 42-pin plastic shrink DIP (CU type) |
| NP-44GB ^{Note 4} | Emulator probe for the 44-pin plastic QFP (GB-3BS type) |
| NJ-535 ^{Note 4} | 100/120 VAC adapter |
| NJ-550W ^{Note 4} | 100 to 240 VAC adapter |
| SM78K0S ^{Notes 5, 6} | System emulator common to all 78K/0S series units |
| DF789800 ^{Notes 5, 6, 7} | Device file for the μ PD789800 sub-series |

μPD78F9801



REAL-TIME OS

| MX78K0S ^{Notes 1, 2, 7} | OS for the 78K/0S series |
|----------------------------------|--------------------------|
|----------------------------------|--------------------------|

- Notes 1. Based on the PC-9800 series (MS-DOS™)
 - 2. Based on the IBM PC/AT™ and compatibles (PC DOS™/IBM DOS™/MS-DOS)
 - **3.** Based on the HP9000 series 700™ (HP-UX™), SPARCstation™ (SunOS™), and NEWS™ (NEWS-OS™)
 - **4.** Product manufactured by and available from Naito Densei Machida Seisakusho Co., Ltd. (044-822-3813).
 - 5. Based on the PC-9800 series (MS-DOS + Windows™)
 - 6. Based on the IBM PC/AT and compatibles (PC DOS/IBM DOS/MS-DOS + Windows)
 - 7. Under development

Remark The RA78K0S, CC78K0S, and SM78K0S can be used in combination with the DF789800.



APPENDIX B RELATED DOCUMENTS

DOCUMENTS RELATED TO DEVICES

| Document name | Document No. | |
|--|----------------|----------------|
| Boomonthame | Japanese | English |
| μΡD789800 Preliminary Product Information | U12627J | To be prepared |
| μ PD78F9801 Preliminary Product Information | U12626J | This manual |
| μPD789800 Sub-Series User's Manual | To be prepared | To be prepared |
| 78K/0 Series User's Manual - Instruction | U11047J | U11047E |
| 78K/0S Series Instruction Summary Sheet | To be prepared | - |
| 78K/0S Series Instruction Set | To be prepared | - |
| μ PD789800 Sub-Series Special Function Registers | To be prepared | - |

DOCUMENTS RELATED TO DEVELOPMENT TOOLS (USER'S MANUAL)

| Document name | | Document No. | |
|---------------------------------------|--|--------------|---------|
| | | Japanese | English |
| RA78K0S Assembler Package | Operation | U11622J | U11622E |
| | Assembly Language | U11599J | U11599E |
| | Structured Assembly Language | U11623J | U11623E |
| CC78K/0S C Compiler | Operation | U11816J | U11816E |
| | Language | U11817J | U11817E |
| SM78K0S System Simulator Windows Base | Reference | U11489J | U11489E |
| SM78K Series System Simulator | External Parts User Open Interface Specifications | U10092J | U10092E |

DOCUMENTS RELATED TO SOFTWARE TO BE INCORPORATED INTO THE PRODUCT (USER'S MANUAL)

| Document name | Document No. | |
|------------------------------|----------------|----------------|
| | Japanese | English |
| OS for 78K/0S Series MX78K0S | To be prepared | To be prepared |

Caution The above documents may be revised without notice. Use the latest versions when you design application systems.



OTHER DOCUMENTS

| Document name | Document No. | |
|---|--------------|----------|
| | Japanese | English |
| IC PACKAGE MANUAL | C10943X | |
| SMD Surface Mount Technology Manual | C10535J | C10535E |
| Quality Grades on NEC Semiconductor Device | C11531J | C11531E |
| NEC Semiconductor Device Reliability/Quality Control System | C10983J | C10983E |
| Electrostatic Discharge (ESD) Test | MEM-539 | - |
| Guide to Quality Assurance for Semiconductor Device | C11893J | MEI-1202 |
| Guide for Products Related to Micro-Computer: Other Companies | U11416J | - |

Caution The above documents may be revised without notice. Use the latest versions when you design application systems.



NOTES FOR CMOS DEVICES-

(1) PRECAUTION AGAINST ESD FOR SEMICONDUCTORS

Note: Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

(2) HANDLING OF UNUSED INPUT PINS FOR CMOS

Note: No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

③ STATUS BEFORE INITIALIZATION OF MOS DEVICES

Note: Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

NEC μ PD78F9801

MS-DOS and Windows are registered trademarks or trademarks of Microsoft Corporation in the United States and/or other countries.

IBM DOS, PC/AT, and PC DOS are trademarks of IBM Corporation.

HP9000 series 700 and HP-UX are trademarks of Hewlett-Packard Company.

SPARCstation is a trademark of SPARC International, Inc.

SunOS is a trademark of Sun Microsystems, Inc.

NEWS and NEWS-OS are trademarks of SONY Corporation.

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- · Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

NEC Electronics Inc. (U.S.)

Santa Clara, California Tel: 800-366-9782 Fax: 800-729-9288

NEC Electronics (Germany) GmbH

Duesseldorf, Germany Tel: 0211-65 03 02 Fax: 0211-65 03 490

NEC Electronics (UK) Ltd.

Milton Keynes, UK Tel: 01908-691-133 Fax: 01908-670-290

NEC Electronics Italiana s.r.1.

Milano, Italy Tel: 02-66 75 41 Fax: 02-66 75 42 99

NEC Electronics (Germany) GmbH

Benelux Office Eindhoven, The Netherlands Tel: 040-2445845 Fax: 040-2444580

NEC Electronics (France) S.A.

Velizy-Villacoublay, France Tel: 01-30-67 58 00 Fax: 01-30-67 58 99

NEC Electronics (France) S.A.

Spain Office Madrid, Spain Tel: 01-504-2787 Fax: 01-504-2860

NEC Electronics (Germany) GmbH

Scandinavia Office Taeby, Sweden Tel: 08-63 80 820 Fax: 08-63 80 388

NEC Electronics Hong Kong Ltd.

Hong Kong Tel: 2886-9318 Fax: 2886-9022/9044

NEC Electronics Hong Kong Ltd.

Seoul Branch Seoul, Korea Tel: 02-528-0303 Fax: 02-528-4411

NEC Electronics Singapore Pte. Ltd.

United Square, Singapore 1130 Tel: 253-8311

Fax: 250-3583

NEC Electronics Taiwan Ltd.

Taipei, Taiwan Tel: 02-719-2377 Fax: 02-719-5951

NEC do Brasil S.A.

Sao Paulo-SP, Brasil Tel: 011-889-1680 Fax: 011-889-1689

J96. 8