

# P54/74PCT827A/B P54/74PCT828A/B BUFFERS

PRELIMINARY

T-52-07

## ★ FEATURES

- Equivalent to Am29827-28 Bipolar Buffers
- Full CMOS Implementation
- Low Power Operation
- High Speed Buffers
- Fully TTL Compatible Input and Output Levels
- $I_{OL} = 48\text{mA}$  (Commercial) and  $32\text{mA}$  (Military)
- Clamp Diodes on all Inputs for Ringing Suppression
- Produced with PACE Technology™
- Compact Pinout
  - 24-Pin 300 mil DIP, SOIC
  - 28-Pad 450 mil sq. LCC

## ★ DESCRIPTION


The P54/74PCT827A/B and P54/74PCT828A/B 10-bit bus drivers provide high-performance bus interface buffering for wide data/address paths or buses carrying parity. The 10-bit buffers have NOR-ed output enables for maximum control flexibility. All buffer data inputs have 200mV minimum input hysteresis to provide improved noise rejection. The P54/74PCT827A/B and P54/74PCT828A/B family of devices are designed for high-capacitance load drive capability, while providing low-capacitance bus loading at both inputs and outputs. All inputs have clamp diodes and all outputs are designed for low-capacitance bus loading in the high impedance state.

The P54/74PCT827A/B and P54/74PCT828A/B is manufactured using PACE Technology™ which is Performance Advanced CMOS Engineered to use 0.8 micron effective channel lengths giving 500 picoseconds loaded\* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection, single event upset protection, and is supported by a Class 1 environment volume production facility.


\*For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V supply. For a fan-in/fan-out of 1, the internal gate delay is 200 picoseconds at room temperature and 5.0V

4

## ★ LOGIC BLOCK DIAGRAM



## PIN CONFIGURATIONS



T-52-07

**ABSOLUTE MAXIMUM RATINGS<sup>(1,2)</sup>**

Symbol	Parameter	Value	Unit
T <sub>STG</sub>	Storage Temperature	-65 to +150	°C
T <sub>A</sub>	Ambient Temperature Under Bias	-55 to +125	°C
V <sub>CC</sub>	V <sub>CC</sub> Potential to Ground	-0.5 to +7.0	V
I <sub>IN</sub>	Input Current	-30 to +5.0	mA

Notes: 1566 Tbl 01  
 1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

Symbol	Parameter	Value	Unit
I <sub>OUTPUT</sub>	Current Applied to Output	100	mA
V <sub>IN</sub>	Input Voltage	-0.5 to V <sub>CC</sub> + 0.5	V
V <sub>OUT</sub>	Voltage Applied to Output	-0.5 to V <sub>CC</sub> + 0.5	V

1566 Tbl 02  
 2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V<sub>CC</sub> or ground.

**RECOMMENDED OPERATING CONDITIONS**

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1566 Tbl 03

Supply Voltage (V <sub>CC</sub> )	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

1566 Tbl 04

**DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)**

Symbol	Parameter	Min	Typ <sup>1</sup>	Max	Units	V <sub>CC</sub>	Conditions
V <sub>IH</sub>	Input HIGH Voltage	2.0		V <sub>CC</sub> + 0.5	V		
V <sub>IL</sub>	Input LOW Voltage	-0.5		0.8	V		
V <sub>H</sub>	Hysteresis		.35		V		All inputs
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	MIN	I <sub>IN</sub> = -18mA
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = 0.2V, or V <sub>CC</sub> - 0.2V		V <sub>CC</sub> - 0.2		V	I <sub>OH</sub> = -32µA
		Military/Commercial (CMOS)		V <sub>CC</sub> - 0.2		V	MIN I <sub>OH</sub> = -300µA
		Military (TTL)		2.4		V	MIN I <sub>OH</sub> = -15mA
		Commercial (TTL)		2.7		V	MIN I <sub>OH</sub> = -24mA
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = 3V, V <sub>IN</sub> = 0.2V, or V <sub>CC</sub> - 0.2V			0.2	V	I <sub>OL</sub> = 300µA
		Military/Commercial (CMOS)			0.2	V	MIN I <sub>OL</sub> = 300µA
		Military (TTL)			0.5	V	MIN I <sub>OL</sub> = 32mA
		Commercial (TTL)			0.5	V	MIN I <sub>OL</sub> = 48mA
I <sub>IH</sub>	Input HIGH Current			5	µA	MAX	V <sub>IN</sub> = V <sub>CC</sub>
I <sub>IL</sub>	Input LOW Current			-5	µA	MAX	V <sub>IN</sub> = GND
I <sub>IH</sub>	Input HIGH Current <sup>3</sup>			5	µA	MAX	V <sub>IN</sub> = 2.7V
I <sub>IL</sub>	Input LOW Current <sup>3</sup>			-5	µA	MAX	V <sub>IN</sub> = 0.5V
I <sub>OZH</sub>	Off State I <sub>OUT</sub> HIGH-Level Voltage Applied			10	µA	MAX	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>OZL</sub>	Off State I <sub>OUT</sub> LOW-Level Voltage Applied			-10	µA	MAX	V <sub>OUT</sub> = GND
I <sub>OZH</sub>	Off State I <sub>OUT</sub> HIGH-Level Voltage Applied <sup>3</sup>			10	µA	MAX	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Off State I <sub>OUT</sub> LOW-Level Voltage Applied <sup>3</sup>			-10	µA	MAX	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short Circuit Current <sup>2</sup>	-60			mA	MAX	V <sub>OUT</sub> = 0.0V
C <sub>IN</sub>	Input Capacitance <sup>3</sup>		5	10	pF	MAX	All inputs
C <sub>OUT</sub>	Output Capacitance <sup>3</sup>		9	12	pF	MAX	All outputs

Notes: 1566 Tbl 05  
 1. Typical limits are at V<sub>CC</sub> = 5.0V, T<sub>A</sub> = +25°C ambient.  
 2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I<sub>OS</sub> tests should be performed last.  
 3. This parameter is guaranteed but not tested.

T-52-07

**DC CHARACTERISTICS** (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ <sup>1</sup>	Max	Units	Conditions	
$I_{CCOC}$	Quiescent Power Supply Current (CMOS inputs)	Com'l	.003	0.3	mA	$V_{CC} = \text{MAX}, V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V, f = 0,$ Outputs Open
		Mil	.003	0.5	mA	
$I_{CCQT}$	Quiescent Power Supply Current (TTL inputs)		2.0	mA	$V_{CC} = \text{MAX}, V_{IN} = 3.4V^2,$ $f = 0, \text{Outputs Open}$	
$I_{CCD}$	Dynamic Power Supply Current <sup>3</sup>		0.25	mA/ mHz	$V_{CC} = \text{MAX}, \text{One Input Toggling},$ 50% Duty Cycle, $\overline{OE} = \text{GND},$ $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V,$ Outputs Open, $T/R = V_{CC}$ or GND	
$I_{CC}$	Total Power Supply Current <sup>5</sup>		4.0	mA	$V_{CC} = \text{MAX},$ 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 10\text{MHz},$ $\overline{OE} = \text{GND}$ and $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$	
			5.0	mA	$V_{CC} = \text{MAX},$ 50% Duty Cycle, Outputs Open, One Bit Toggling at $f_1 = 10\text{MHz},$ $\overline{OE} = \text{GND}$ and $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	
			6.5 <sup>4</sup>	mA	$V_{CC} = \text{MAX},$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz},$ $\overline{OE} = \text{GND}$ and $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$	
			14.5 <sup>4</sup>	mA	$V_{CC} = \text{MAX},$ 50% Duty Cycle, Outputs Open, Eight Bits Toggling at $f_1 = 2.5\text{MHz},$ $\overline{OE} = \text{GND}$ and $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$	

4

**Notes:**

- Typical values are at  $V_{CC} = 5.0V, +25^\circ\text{C}$  ambient and maximum loading.
- Per TTL driven input ( $V_{IN} = 3.4V$ ); all other inputs at  $V_{CC}$  or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the  $I_{CC}$  formula. These limits are guaranteed but not tested.
- $I_{CC} = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$   
 $I_{CC} = I_{CCOC} + I_{CCQT} D_H N_I + I_{CCD} (f_1/2 + f_1 N_I)$   
 $I_{CCOC}$  = Quiescent Current with CMOS input levels

- 1566 Tbl 06
- $I_{CCQT}$  = Power Supply Current for a TTL High Input ( $V_{IN} = 3.4V$ )
  - $D_H$  = Duty Cycle for TTL Inputs High
  - $N_I$  = Number of TTL Inputs at  $D_H$
  - $I_{CCD}$  = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)
  - $f_1$  = Clock Frequency for Register Devices (Zero for Non-Register Devices)
  - $f_1$  = Input Frequency
  - $N_I$  = Number of Inputs at  $f_1$
- All currents are in milliamps and all frequencies are in megahertz.

**FUNCTION TABLES**

**P54/74PCT827A/B (Non-Inverting)**

Inputs			Outputs	Function
$\overline{OE}_1$	$\overline{OE}_2$	$D_1$	$Y_1$	
L	L	L	L	Transparent
L	L	H	H	
H	X	X	Z	Three-State
X	H	X	Z	

Note: 1566 Tbl 07  
H = High, L = Low, X = Don't Care, Z = High Impedance

**P54/74PCT828A/B (Inverting)**

Inputs			Outputs	Function
$\overline{OE}_1$	$\overline{OE}_2$	$D_1$	$Y_1$	
L	L	L	H	Transparent
L	L	H	L	
H	X	X	Z	Three-State
X	H	X	Z	

Note: 1566 Tbl 08  
H = High, L = Low, X = Don't Care, Z = High Impedance

★  
AC CHARACTERISTICS

T-52-07


Symbol	Parameter	Test Conditions	P54/74PCT827A/828A				P547PCT827B/828B				Units	Fig. No.
			MIL		COM'L		MIL		COM'L			
			Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.	Min. <sup>1</sup>	Max.		
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay from D <sub>1</sub> to Y <sub>1</sub> 'PCT827A/B	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	-	10.0	-	8.0	-	6.5	-	5.0	ns	1
			-	10.0	-	8.0	-	6.5	-	5.0	ns	3
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay from D <sub>1</sub> to Y <sub>1</sub> 'PCT827A/B	C <sub>L</sub> = 300pF <sup>2</sup> R <sub>L</sub> = 500Ω	-	17.0	-	15.0	-	14.0	-	13.0	ns	1
			-	17.0	-	15.0	-	14.0	-	13.0	ns	3
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay from D <sub>1</sub> to Y <sub>1</sub> 'PCT828A/B	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	-	9.5	-	7.5	-	6.5	-	5.5	ns	1
			-	9.5	-	7.5	-	6.5	-	5.5	ns	2
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay from D <sub>1</sub> to Y <sub>1</sub> 'PCT828A/B	C <sub>L</sub> = 300pF <sup>2</sup> R <sub>L</sub> = 500Ω	-	16.0	-	14.0	-	14.0	-	13.0	ns	1
			-	16.0	-	14.0	-	14.0	-	13.0	ns	2
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OE to Y <sub>1</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	-	17.0	-	15.0	-	9.0	-	8.0	ns	1, 7,
			-	17.0	-	15.0	-	9.0	-	8.0	ns	8
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time OE to Y <sub>1</sub>	C <sub>L</sub> = 300pF <sup>2</sup> R <sub>L</sub> = 500Ω	-	25.0	-	23.0	-	16.0	-	15.0	ns	1, 7,
			-	25.0	-	23.0	-	16.0	-	15.0	ns	8
t <sub>PHZ</sub> t <sub>PHL</sub>	Output Disable Time OE to Y <sub>1</sub>	C <sub>L</sub> = 5pF <sup>2</sup> R <sub>L</sub> = 500Ω	-	10.0	-	9.0	-	7.0	-	6.0	ns	1, 7,
			-	10.0	-	9.0	-	7.0	-	6.0	ns	8
t <sub>PHZ</sub> t <sub>PHL</sub>	Output Disable Time OE to Y <sub>1</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	-	19.0	-	17.0	-	8.0	-	7.0	ns	1, 7,
			-	19.0	-	17.0	-	8.0	-	7.0	ns	8

1566 Tbl 09

Notes:

1. Minimum limits are guaranteed but not tested on Propagation Delays.
2. These parameters are guaranteed but not tested.

ORDERING INFORMATION



1566 03

TECHDOC 1566