

P54/74PCT157A/B—P54/74PCT158A/B DATA SELECTOR/MULTIPLEXER

PRELIMINARY

T-67-21-51



FEATURES

- Quad 2-Input Data Selector/ Multiplexer
- Full CMOS Implementation
- Low Power Operation
- $I_{OL} = 48 \text{ mA}$ (commercial) and 32 mA (military)
- Three-State Outputs
- Fully TTL Compatible Input and Output Levels
- Produced with PACE Technology™
- Compact Pinout
— 16 Pin 300 mil DIP, SOIC



DESCRIPTION

The P54/74PCT157A/B and P54/74PCT158A/B are quad 2-input multiplexers which select 4 bits of data from two sources under the control of a common data Select input (S). The Enable input (E) is active-low. When E is HIGH, all of the outputs (Y) are forced LOW regardless of all other input conditions.

Moving data from two groups of registers to four common output busses is a common use of the 'PCT157A/B and 'PCT158A/B. The state of the Select input determines the particular register from which the data comes. It can also be used as a function generator. The device is useful for implementing highly irregular logic by generating any four of the 16 different functions of two variables with one variable common.

These devices are the logic implementation of a 4-pole, 2-position switch where the position of the switch is

determined by the logic levels supplied to the Select input. The outputs of the 'PCT157 are Non-inverting whereas the 'PCT158 has inverting outputs.


The P54/74PCT157/158 is manufactured using PACE Technology™ which is Performance Advanced CMOS Engineered to use 0.8 micron effective channel lengths giving 500 picoseconds loaded* internal gate delays. PACE Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection, single event upset protection, and is supported by a Class 1 environment volume production facility.

*For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V.


4



FUNCTIONAL BLOCK DIAGRAM



FUNCTIONAL BLOCK DIAGRAM




PERFORMANCE
SEMICONDUCTOR CORPORATION

Means Quality, Service and Speed


©1989 Performance Semiconductor Corporation

PIN CONFIGURATIONS




* Future - Pinout to be announced.


PIN CONFIGURATIONS



LOGIC SYMBOL



LOGIC SYMBOL



T-67-21-51

ABSOLUTE MAXIMUM RATINGS^{1,2}

Symbol	Parameter	Value	Unit
T _{STG}	Storage Temperature	-65 to +150	°C
T _A	Ambient Temperature Under Bias	-55 to +125	°C
V _{CC}	V _{CC} Potential to Ground	-0.5 to +7.0	V
I _{IN}	Input Current	-30 to +5.0	mA

Notes: 1577 Tbl 01
1. Operation beyond the limits set forth in the above table may impair the useful life of the device. Unless otherwise noted, these limits are over the operating free-air temperature range.

RECOMMENDED OPERATING CONDITIONS

Free Air Ambient Temperature	Min	Max
Military	-55°C	+125°C
Commercial	0°C	+70°C

1577 Tbl 03

Symbol	Parameter	Value	Unit
I _{OUTPUT}	Current Applied to Output	100	mA
V _{IN}	Input Voltage	-0.5 to V _{CC} + 0.5	V
V _{OUT}	Voltage Applied to Output	-0.5 to V _{CC} + 0.5	V

1577 Tbl 02
2. Unused inputs must always be connected to an appropriate logic voltage level, preferably either V_{CC} or ground.

Supply Voltage (V _{CC})	Min	Max
Military	+4.5V	+5.5V
Commercial	+4.75V	+5.25V

DC ELECTRICAL CHARACTERISTICS (Over recommended operating conditions)

1577 Tbl 04

Symbol	Parameter	Min	Typ ¹	Max	Units	V _{CC}	Conditions
V _{IH}	Input HIGH Voltage	2.0		V _{CC} + 0.5	V		
V _{IL}	Input LOW Voltage	-0.5		0.8	V		
V _H	Hysteresis		.35		V		All inputs
V _{CD}	Input Clamp Diode Voltage			-1.2	V	MIN	I _{IN} = -18mA
V _{OH}	Output HIGH Voltage	V _{CC} = 3V, V _{IN} = 0.2V, or V _{CC} - 0.2V		V _{CC} - 0.2	V		I _{OH} = -32μA
		Military/Commercial (CMOS)		V _{CC} - 0.2	V	MIN	I _{OH} = -300μA
		Military (TTL)		2.4	V	MIN	I _{OH} = -12mA
		Commercial (TTL)		2.7	V	MIN	I _{OH} = -15mA
V _{OL}	Output LOW Voltage	V _{CC} = 3V, V _{IN} = 0.2V, or V _{CC} - 0.2V		0.2	V		I _{OL} = 300μA
		Military/Commercial (CMOS)		0.2	V	MIN	I _{OL} = 300μA
		Military (TTL)		0.5	V	MIN	I _{OL} = 32mA
		Commercial (TTL)		0.5	V	MIN	I _{OL} = 48mA
I _{IH}	Input HIGH Current			5	μA	MAX	V _{IN} = V _{CC}
I _{IL}	Input LOW Current			-5	μA	MAX	V _{IN} = GND
I _{IH}	Input HIGH Current ³			5	μA	MAX	V _{IN} = 2.7V
I _{IL}	Input LOW Current ³			-5	μA	MAX	V _{IN} = 0.5V
I _{OS}	Output Short Circuit Current ²	-60			mA	MAX	V _{OUT} = 0.0V
C _{IN}	Input Capacitance ³		5	10	pF	MAX	All inputs
C _{OUT}	Output Capacitance ³		9	12	pF	MAX	All outputs

Notes: 1577 Tbl 05
1. Typical limits are at V_{CC} = 5.0V, T_A = +25°C ambient.
2. Not more than one output should be shorted at a time. Duration of short should not exceed one second. The use of high speed test apparatus and/or sample and hold techniques are preferable in order to minimize internal chip heating and more accurately reflect

operational values. Otherwise prolonged shorting of a high output may raise the chip temperature well above normal and thereby cause invalid readings in other parameter tests. In any sequence of parameter tests, I_{OS} tests should be performed last.
3. This parameter is guaranteed but not tested.

T-67-21-51

★ DC CHARACTERISTICS (Over recommended operating conditions unless otherwise specified.)

Symbol	Parameter	Typ ¹	Max	Units	Conditions
I_{CCQ}	Quiescent Power Supply Current (CMOS inputs) Com'l Mil	.003 .003	0.3 0.5	mA mA	$V_{CC} = \text{MAX}$, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$, $f = 0$, Outputs Open
I_{CCOT}	Quiescent Power Supply Current (TTL inputs)		2.0	mA	$V_{CC} = \text{MAX}$, $V_{IN} = 3.4V^2$, $f = 0$, Outputs Open
I_{CCD}	Dynamic Power Supply Current ³		0.25	mA/ mHz	$V_{CC} = \text{MAX}$, One Input Toggling, 50% Duty Cycle, $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$, Outputs Open
I_{CC}	Total Power Supply Current ⁵		4.0	mA	$V_{CC} = \text{MAX}$, 50% Duty Cycle, Outputs Open, One Input Toggling at $f_1 = 5\text{MHz}$, $\bar{E} = \text{GND}$, $S = \text{GND}$, and $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
			6.0	mA	$V_{CC} = \text{MAX}$, 50% Duty Cycle, Outputs Open, One Input Toggling at $f_1 = 5\text{MHz}$, $\bar{E} = \text{GND}$, $S = \text{GND}$ and $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$
			7.8 ⁴	mA	$V_{CC} = \text{MAX}$, 50% Duty Cycle, Outputs Open, 4 Inputs Toggling at $f_1 = 5\text{MHz}$, $\bar{E} = \text{GND}$, $S = \text{GND}$ and $V_{IN} \leq 0.2V$ or $V_{IN} \geq V_{CC} - 0.2V$
			16.8 ⁴	mA	$V_{CC} = \text{MAX}$, 50% Duty Cycle, Outputs Open, 4 Inputs Toggling at $f_1 = 5\text{MHz}$, $\bar{E} = \text{GND}$, $S = \text{GND}$ and $V_{IN} = 3.4V$ or $V_{IN} = \text{GND}$

Notes:

- Typical values are at $V_{CC} = 5.0V$, $+25^\circ\text{C}$ ambient and maximum loading.
- Per TTL driven input ($V_{IN} = 3.4V$); all other inputs at V_{CC} or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply calculations.
- Values for these conditions are examples of the I_{CC} formula. These limits are guaranteed but not tested.
- $I_{CC} = I_{CCQ} + I_{CCOT} + I_{CCD}$
 $I_{CCQ} = I_{CCQ} + I_{CCOT} \cdot D_H \cdot N_i + I_{CCD} (f_0/2 + f_1 N_i)$
 $I_{CCQ} = \text{Quiescent Current with CMOS input levels}$

 I_{CCOT} = Power Supply Current for a TTL High Input ($V_{IN} = 3.4V$)

 D_H = Duty Cycle for TTL Inputs High

 N_i = Number of TTL Inputs at D_H
 I_{CCD} = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)

 f_0 = Clock Frequency for Register Devices (Zero for Non-Register Devices)

 f_1 = Input Frequency

 N_i = Number of Inputs at f_1

All currents are in milliamps and all frequencies are in megahertz.

1577 Tbl 06

FUNCTION TABLE, 'PCT157A/B

Enable	Select Input	Data Inputs		Output
$\bar{E}$	S	I_0	I_1	Y
H	X	X	X	L
L	H	X	L	L
L	H	X	H	H
L	L	L	X	L
L	L	H	X	H

H = HIGH Voltage Level

h = HIGH Voltage Level

X = Don't care

1577 Tbl 07

FUNCTION TABLE, 'PCT158A/B

Enable	Select Input	Data Inputs		Output
$\bar{E}$	S	I_0	I_1	Y
H	X	X	X	H
L	L	L	X	H
L	L	H	X	L
L	H	X	L	H
L	H	X	H	L

1577 Tbl 08

PIN DESCRIPTION

Pin Names	Description
S	Common Select Input
$\bar{E}$	Enable Input (Active LOW)
$I_{0A} - I_{0D}$	Data Input from Source 0
$I_{1A} - I_{1D}$	Data Inputs from Source 1
$Y_A - Y_D$	Non - Inverted Output
$\bar{Y}_A - \bar{Y}_D$	Inverted Output

1577 Tbl 09

T-67-21-51

AC CHARACTERISTICS

Symbol	Parameter	P54/74PCT157A/158A					P54/74PCT157B/158B					Units	Fig. No.
		$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		MIL		COM'L	$T_A = +25^\circ\text{C}$ $V_{CC} = +5.0\text{V}$		MIL		COM'L		
		Typ.	Min.	Max.	Min.	Max.	Typ.	Min.	Max.	Min.	Max.		
t_{PLH}	Propagation delay	4.5			3.0	7.0						ns	1
t_{PHL}	I_n to Y 'PCT157	3.5			1.5	6.0						ns	3
t_{PLH}	Propagation delay	7.5			5.5	10.5						ns	1
t_{PHL}	$\bar{E}$ to Y 'PCT157	5.0			4.0	7.0						ns	5
t_{PLH}	Propagation delay	7.5			5.4	11.0						ns	1
t_{PHL}	S to Y 'PCT157	6.0			4.0	8.5						ns	3
t_{PLH}	Propagation delay	4.0			2.5	7.0						ns	1
t_{PHL}	I_n to Y 'PCT158	2.5			1.0	4.5						ns	2
t_{PLH}	Propagation delay	5.5			4.0	7.5						ns	1
t_{PHL}	$\bar{E}$ to Y 'PCT158	6.0			5.0	8.0						ns	5
t_{PLH}	Propagation delay	6.5			4.0	9.5						ns	1
t_{PHL}	S to Y 'PCT158	5.5			3.5	8.0						ns	2

Note: Minimum limits are guaranteed but not tested on Propagation Delays.

1577 Tbl 10

ORDERING INFORMATION

PxxPCT	xxxx	x	x	x	
Temp. Class	Device type	Package	Temperature	Processing	
				B	MIL-STD-883, Class B
				C	0°C to +70°C
				M	-55°C to +125°C
				P	Plastic DIP
				D	CERDIP
				S	Small Outline IC
				L	Leadless Chip Carrier
				157A	QUAD 2-Input Data Selector (Non-Inverted)
				158A	QUAD 2-Input Data Selector (Inverted)
				157B	FAST QUAD 2-Input Data Selector (Non-Inverted)
				158B	FAST QUAD 2-Input Data Selector (Inverted)
				74	Commercial
				54	Military

1577 04