

# DM74AS181B Arithmetic Logic **Unit/Function Generator**

## **General Description**

These arithmetic logic units (ALU)/function generators perform 16 binary arithmetic operations on two 4-bit words, as shown in Tables I and II. These operations are selected by the four function-select lines (S0, S1, S2, S3) and include addition, subtraction, decrement, and straight transfer. When performing arithmetic manipulations, the internal carries must be enabled by applying a low-level voltage to the mode control input (M). A full carry look-ahead scheme is available in these devices for fast, simultaneous carry generation by means of two cascade-outputs (P and G) for the four bits in the package. When used in conjunction with the DM74AS182 full carry look-ahead circuits, high-speed arithmetic operations can be performed. The typical addition times shown in Table III illustrate how little time is required for addition of longer words, when full carry look-ahead is employed. The method of cascading AS182 circuits with these ALU's to provide multi-level full carry look-ahead is illustrated under typical applications data for the DM74AS182.

(Continued)

#### Features

Arithmetic operating modes: Addition

Subtraction

Shift operand A one position

Magnitude comparison

Plus twelve other arithmetic operations

■ Logic function modes: **EXCLUSIVE-OR** 


Comparator

AND, NAND, OR, NOR Plus ten other logic operations

- Full look-ahead for high-speed operations on long
- Switching specifications guaranteed over full temperature and V<sub>CC</sub> range
- Switching specifications at 500Ω/50 pF
- Advanced oxide-isolated, ion-implanted Schottky TTL process

## Connection Diagram

#### **Dual-In-Line Package**



Order Number DM74AS181BN, NT See NS Package Number N24A or N24C

## Pin Designations

Designation	Pin Nos.	Function		
<del>A3</del> , <del>A2</del> , <del>A1</del> , <del>A0</del>	19, 21, 23, 2	Word A Inputs		
B3, B2, B1, B0	18, 20, 22, 1	Word B Inputs		
S3, S2, S1, S0	3, 4, 5, 6	Function-Select Inputs		
C <sub>n</sub>	7	Inv. Carry Input		
М	8	Mode Control Input		
F3, F2, F1, F0	13, 11, 10, 9	Function Outputs		
A = B	. 14	Comparator Output		
P	15	Carry Propagate Output		
C <sub>n</sub> +4	16	Inv. Carry Output		
G	17	Carry Generate Output		
Vcc	24	Supply Voltage		
GND	12	Ground		

## Absolute Maximum Ratings

N Package

M Package

Supply Voltage 7V Input Voltage 7V Off-State Output Voltage (A = B only) Operating Free Air Temperature Range 0°C to +70°C Storage Temperature Range -65°C to +150°C Typical  $\theta_{JA}$ 

48.5°C/W

80.0°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be quaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Par	ameter	Min	Nom	Max	Units
V <sub>CC</sub>	Supply Voltage		4.5	5	5.5	V
V <sub>IH</sub>	High Level Input Voltag	je	2			V
V <sub>IL</sub>	Low Level Input Voltag	е			0.8	V
ЮН	High Level Output Current	All Outputs Except A = B and G			-2	
	· .	G			-3	mA
I <sub>OL</sub>	Low Level Output	All Outputs Except G			20	
Current		Ğ			48	mA-
V <sub>OH</sub>	High Level Output Volt (A = B Only)	age,			5.5	٧
TA	Free Air Operating Ten	nperature	0		70	•c

#### **Electrical Characteristics**

over recommended operating free air temperature range. All typical values are measured at V<sub>CC</sub> = 5V, T<sub>A</sub> = 25°C.

Symbol	Parameter	Con	ditions	Min	Тур	Max	Units	
V <sub>IK</sub>	Input Clamp Voltage	V <sub>CC</sub> = 4.5V, I <sub>i</sub> =	-18 mA			-1.2	٧	
V <sub>OH</sub>	High Level Output Voltage	$I_{OH} = -2 \text{ mA}$	Any Output Except A = B	V <sub>CC</sub> – 2			. >	
		$I_{OH} = -3 \text{ mA}$	G	2.4	3.4			
Юн	High Level Output Current (A = B)	$V_{CC} = 4.5V,$ $V_{OH} = 5.5V$				100	μΑ	
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = 4.5V,$ $I_{OL} = 20 \text{ mA}$	Any Output Except G		0.3	0.5	V	
		I <sub>OL</sub> = 48 mA		0.4	0.5	\		
կ	Input Current @ Max	V <sub>CC</sub> = Max,	Mode			0.1		
	Input Voltage	V <sub>IH</sub> = 7V	Any A or B			0.3	mA	
			S			0.4		
			Carry			0.6		
l <sub>IH</sub>	High Level Input	V <sub>CC</sub> = Max,	Mode Input			20		
	Current	$V_{IH} = 2.7V$	Any S Input			80	ДА ДА	
			Any A or B Input			60		
			Carry Input			120		
l <sub>IL</sub>	Low Level Input	$V_{CC} = Max$	Mode Input			-0.5		
	Current	$V_I = 0.5V$	Any S Input			-2		
			Any A or B Input			-1.5	mA	
			Carry Input			-2.5		
I <sub>O</sub> (Note 1)	Output Drive Current	$V_{CC} = 5.5V$	$V_{O} = 2.25V$	-30		-112	mA	
l <sub>CC</sub>	Supply Current	$V_{CC} = 5.5V$			70	104	mA	

Note 1: The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit current, IOS-

6501122 0083055 667 I

Symbol	Parameter	Conditions (Note 2)	From (input)	To (Output)	Min	Max	Units	
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output		C <sub>n</sub>	C <sub>n+4</sub>	2	9	ns	
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output			,,,,	2	9		
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 4.5V	Any Ā	C <sub>n</sub> +4	2	12	ns	
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)	or B		2 ,	12		
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 0V	Any Ā	C <sub>n</sub> +4	2	16	ns	
tPHL	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B		2 -	16		
tpLH	Propagation Delay Time, Low-to-High Level Output	M = 0V (SUM or	C <sub>n</sub>	Any F	3	9	ns	
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output	DIFF mode)			3	. 9		
<sup>t</sup> PLH	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 4.5V	Any Ā	ਫ	2	7	ns	
<sup>†</sup> PHL	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)	or B		2	7	ļ <u>-</u>	
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 0V	Any_A	G	2	9	ns	
<sup>t</sup> PHL	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B		2	9		
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 4.5V	Any Ā or B	P	2	8	ns	
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)	orB		2	- 8	· .	
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 0V	Any A	. <b>F</b>	2	10	ns	
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B		2	10		
<sup>‡</sup> PLH	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 4.5V	$\overline{A}_i$ or $\overline{B}_i$	Fi	2	8	ns	
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 0V (SUM mode)			2	8		
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 0V	$\overline{A}_i$ or $\overline{B}_i$	Fi	2	10	ns	
<sup>t</sup> PHL .	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	,		2	10	ļ	
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	M = 4.5V	Ā <sub>i</sub> or B̄i	F <sub>i</sub>	2	11	ns	
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output	(logic mode)			2	11		
t <sub>PLH</sub>	Propagation Delay Time, Low-to-High Level Output	M = 0V, S0 = S3 = 0V	Any Ā	A = B	4	21	ns	
t <sub>PHL</sub>	Propagation Delay Time, High-to-Low Level Output	S1 = S2 = 4.5V (DIFF mode)	or B		4	21		

Note 1: See Section 5 for test waveforms and output load.

Note 2:  $V_{CC}=4.5V$  to 5.5V,  $C_L=50$  pF (15 pF for A=B),  $R_L=500\Omega$  (280 $\Omega$  for A=B).

# **Dynamic Parameter Measurement Information**

Parameter	Input Under	Other Input Same Bit		Other	Data inputs	Output	Output	
	Test	Apply 4.5V	Apply GND	Apply 4.5V	Apply GND	Apply Test Wave		
t <sub>PLH</sub>	Āi	$\overline{B}_{i}$	None	None	Remaining Ā and B, C <sub>n</sub>	Fi	Out-of-Phase	
t <sub>PLH</sub>	Bi	Ā <sub>i</sub>	None	None	Remaining Ā and B, C <sub>n</sub>	F <sub>i</sub>	Out-of-Phase	

SUM Mode Test Table Function inputs: S0 = S3 = 4.5V, S1 = S2 = M = 0V

Parameter	Input Under		r Input ne Bit	Other D	ata Inputs	Output Under	Output	
	Test	Apply Apply 4.5V GND		Apply 4.5V	Apply GND	Test	Waveform	
t <sub>PLH</sub>	- Ā <sub>i</sub>	B <sub>i</sub>	None	Remaining Ā and B	C <sub>n</sub>	Fi	In-Phase	
t <sub>PLH</sub>	B <sub>i</sub>	Āi	None	Remaining Ā and B	C <sub>n</sub>	Fi	In-Phase	
t <sub>PLH</sub>	. Ā <sub>i</sub>	B <sub>i</sub>	None	None	Remaining Ā and B, C <sub>n</sub>	P	In-Phase	
t <sub>PLH</sub>	B <sub>i</sub>	Āį	None	None	Remaining Ā and B, C <sub>n</sub>	₽	In-Phase	
t <sub>PLH</sub>	Āį	None	Bi	Remaining B	Remaining Ā, C <sub>n</sub>	G	In-Phase	
t <sub>PLH</sub>	- B <sub>i</sub>	None	Āi	Remaining B	Remaining Ā, C <sub>n</sub>	G	In-Phase	
t <sub>PLH</sub>	C <sub>n</sub>	None	None	Ali A	All B	Any F or C <sub>n</sub> +4	In-Phase	
t <sub>PLH</sub>	Āi	None	Bi	Remaining B	Remaining Ā, C <sub>n</sub>	C <sub>n</sub> +4	Out-of-Phase	
t <sub>PLH</sub>	B̄ <sub>i</sub>	None	Āi	Remaining B	Remaining Ā, C <sub>n</sub>	C <sub>n</sub> +4	Out-of-Phase	

# Dynamic Parameter Measurement Information (Continued)

DIFF Mode Test Table Function inputs: S1 = S2 = 4.5V, S0 = S3 = M = 0V

Input		•	Other Da	ata Inputs	Output Under	Output	
Test	Apply Apply 4.5V GND		Apply 4.5V	Apply GND	Test	Waveform	
Āį	None	Bi	Remaining Ā	Remaining B, C <sub>n</sub>	Fi	In-Phase	
Bi	Āi	None	Remaining A	Remaining B, C <sub>n</sub>	Fi	Out-of-Phase	
Āi	None	B <sub>i</sub>	None	Remaining Ā and B, C <sub>n</sub>	₽	In-Phase	
Bi	Āi	None	None	Remaining Ā and B, C <sub>n</sub>	P	Out-of-Phase	
Āi	Bi	None	None	Remaining Ā and Ē, C <sub>n</sub>	G	In-Phase	
B <sub>i</sub>	None	Āi	None	Remaining Ā and B, C <sub>n</sub>	G	Out-of-Phase	
Āi	None	Bi	Remaining Ā	Remaining B, C <sub>n</sub>	A = B	In-Phase	
B <sub>i</sub>	Āi	None	Remaining Ā	Remaining B, C <sub>n</sub>	A = B	Out-of-Phase	
C <sub>n</sub>	None	None	All Ā and B	None	C <sub>n</sub> +4 or any F	In-Phase	
Āi	Bi	None	None	Remaining Ā, Ē, C <sub>n</sub>	C <sub>n</sub> +4	Out-of-Phase	
B <sub>i</sub>	None	Āi	None	Remaining Ā, Ē, C <sub>n</sub>	C <sub>n</sub> +4	In-Phase	
	Under Test  Ai  Bi  Ai  Bi  Ai  Cn	Input Under   Sam   Apply   4.5V     Ai	Under Test         Same Bit           Apply 4.5V         Apply GND           Ā <sub>i</sub> None         B̄ <sub>i</sub> B̄ <sub>i</sub> Ā <sub>i</sub> None           Ā̄ <sub>i</sub> None         B̄ <sub>i</sub> B̄ <sub>i</sub> Ā̄ <sub>i</sub> None           B̄ <sub>i</sub> None         Ā <sub>i</sub> B̄ <sub>i</sub> Ā <sub>i</sub> None           B̄ <sub>i</sub> Ā <sub>i</sub> None           C̄ <sub>n</sub> None         None           Ā <sub>i</sub> B̄ <sub>i</sub> None           Ā <sub>i</sub> B̄ <sub>i</sub> None	Input Under Test	Input Under Test	Input Under Test   Apply   Apply   Apply   Apply   A.5V   GND   Fi	

10




TABLE I

	Cala	ation.			Active High Date	a
	Sele	ction		M = H	M = L; Arithi	metic Operations
<b>S</b> 3	S2	S1	SO	Logic Functions	C <sub>n</sub> = H (no carry)	C <sub>n</sub> = L (with carry)
L	L	L	L	F = Ā	F = A	F = A Plus 1
L	L	L	Н	$F = \overline{A + B}$	F = A + B	F = (A + B) Plus 1
L	L	Н	L	$F = \overline{AB}$	$F = A + \overline{B}$	$F = (A + \overline{B}) \text{ Plus 1}$
L	L	н	н -	F = 0	F = Minus 1 (2's Compl)	F = Zero
Ł	Н	L	L	$F = \overline{AB}$	F = A Plus AB	F = A Plus AB Plus 1
L	Н	L	н	$F = \overline{B}$	$F = (A + B) Plus A\overline{B}$	$F = (A + B) Plus A\overline{B} Plus 1$
L	Н	Н	L	F=A + B	F = A Minus B Minus 1	F = A Minus B
L	Н	Н	Н	$F = A\overline{B}$	F = AB Minus 1	$F = A\overline{B}$
Н	L	L	Ł	$F = \overline{A} + B$	F = A Plus AB	F = A Plus AB Plus 1
Н	L	L	. <b>H</b>	$F = \overline{A \oplus B}$	F = A Plus B	F = A Plus B Plus 1
н	L	н	L	F = B	$F = (A + \overline{B}) Plus AB$	$F = (A + \overline{B})$ Plus AB Plus 1
Н	L	н	Н	F = AB	F = AB Minus 1	F = AB
н	Н	L	L	F = 1	F = A Plus A*	F = A Plus A Plus 1
н	Н	L	Н	$F = A + \overline{B}$	F = (A + B) Plus A	F = (A + B) Plus A Plus 1
Н	Н	Н	L ·	F = A + B	$F = (A + \overline{B}) \text{ Plus A}$	$F = (A + \overline{B})$ Plus A Plus 1
Н	Н	Н	Н	F = A	F = A Minus 1	F = A

<sup>\*</sup>Each bit is shifted to the next more significant position.

Input C <sub>n</sub>	Output C <sub>n</sub> +4	Active-High Data (Figure 1)			
Н	н	. A ≤ B			
Н	[ ]	A > B			
L	н	A < B			
L	L	$A \geq B$			

Pin Number	2	1	23	22	21	20	19	18	. 9	10	11	13	7	16	15	17
Active-High Data (Table I)	A0	В0	<b>A</b> 1	B1	A2	B2	А3	ВЗ	F0	F1	F2	F3	Ōn	<b>C</b> <sub>n</sub> +4	Х	Y

# General Description (Continued)




TABLE II

TL/F/6295-3

	0-1-	-41			Active Low Date	a
	Sele	ction	•	<b>M</b> = H	M = L; Arithi	metic Operations
S3	<b>S2</b>	S1	SO	Logic Functions	C <sub>n</sub> = L (no carry)	C <sub>n</sub> = H (with carry)
L	L	L	L	$F = \overline{A}$	F = A Minus 1	F = A
L	L.	L.	н	F = AB	F = AB Minus 1	F = AB
L	Ĺ	Н	L	$F = \overline{A} + B$	F = AB Minus 1	$F = A\overline{B}$
L	L	, н	Н	F = 1	F = Minus 1 (2's Compl)	F = Zero
L	Н	L	L	$F = \overline{A + B}$	$F = A Plus (A + \overline{B})$	$F = A Plus (A + \overline{B}) Plus 1$
L	Н	L	н	F = B	F = AB Plus (A + B)	$F = AB Plus (A + \overline{B}) Plus 1$
L	Н	Н	L	F = A ⊕ B	F = A Minus B Minus 1	F = A Minus B
L	Н	Н	Н	$F = A + \overline{B}$	$F = A + \overline{B}$	$F = (A + \overline{B}) $ Plus 1
Н	L	L	L	F = AB	F = A Plus (A + B)	F = A Plus (A + B) Plus 1
Н	L	L	Н	F = A ⊕ B	F = A Plus B	F = A Plus B Plus 1
н	L	Н	L	F=B	$F = A\overline{B} Plus (A + B)$	$F = A\overline{B} Plus (A + B) Plus 1$
. н	L	• Н	Н	F = A + B	F = A + B	F = (A + B) Plus 1
н	н	L	L	F = 0	F = A Plus A*	F = A Plus A Plus 1
Н	Н	, L	н	$F = A\overline{B}$	F = AB Plus A	F = AB Plus A Plus 1
Н	Н	Н	L	F = AB	F = AB Plus A	F = AB Plus A Plus 1
н	н	Н	Н	F = A	F = A	F = A Plus 1

<sup>\*</sup>Each bit is shifted to the next more significant position.

Input C <sub>n</sub>	Output C <sub>n</sub> +4	Active-Low Data (Figure 2)
Н	Н	A≥B
Н	L	A < B
L	H	A > B
L	L	A ≤ B

Pin Number	2	1	23	22	21	20	19	18	9	10	11	13	7	16	15	17
Active-Low Data (Table II)	Ā0	Вo	Ā1	B <sub>1</sub>	Ā2	<u>B</u> 2	ĀЗ	B3	F0	F1	F2	F3	Cn	C <sub>n</sub> +4	Ϊ	G
<del></del>									•	•						

### General Description (Continued)

If high speed is not important, a ripple-carry input  $(C_n)$  and a ripple-carry output  $(C_n+4)$  are available. However, the ripple-carry delay has also been minimized so that arithmetic manipulations for small word lengths can be performed without external circuitry.

These circuits will accommodate active-high or active-low data, if the pin designations are interpreted as shown below. Subtraction is accomplished by 1's complement addition, where the 1's complement of the subtrahend is generated internally. The resultant output is A—B—1, which requires an end-around or forced carry to provide A—B.

The AS181B can also be utilized as a comparator. The A = B output is internally decoded from the function outputs (F0, F1, F2, F3) so that when two words of equal magnitude are applied at the A and B inputs, it will assume a high level to indicate equality (A = B). The ALU should be in the subtract mode with  $C_n = H$  when performing this comparison. The A = B output is open-collector so that it can be wire-AND connected to give a comparison for more than four bits. The carry output  $(C_n+4)$  can also be used to supply

relative magnitude information. Again, the ALU should be placed in the subtract mode by placing the function select inputs S3, S2, S1, S0 at L, H, H, L, respectively.

These circuits have been designed to not only incorporate all of the designer's requirements for arithmetic operations, but also to provide 16 possible functions of two Boolean variables without the use of external circuitry. These logic functions are selected by use of the four function-select inputs (S0, S1, S2, S3) with the mode-control input (M) at a high level to disable the internal carry. The 16 logic functions are detailed in Tables I and II and include exclusive-OR, NAND, AND, NOR, and OR functions.

#### **ALU SIGNAL DESIGNATIONS**

The TTL S181 and AS181B can be used with the signal designations of either Figure 1 or Figure 2.

The logic functions and arithmetic operations obtained with signal designations as in *Figure 1* are given in Table I; those obtained with the signal designations of *Figure 2* are given in Table II.

#### TABLE III

Number	Typical Addition	Paci	Carry Method			
of Bits	Times Using AS181B & AS882	Arithmetic/ Logic Units	Look Ahead Carry Generators	Between ALU's		
1 to 4	5 ns	1	0	None		
5 to 8	10 ns	2	0	Ripple		
9 to 16	14 ns	3 or 4	1	Full Look-Ahead		
17 to 64	101 ns	5 to 16	2 to 5	Full Look-Ahead		

