



T-45-23-09

168B•169B

DM74ALS168B, DM54ALS/DM74ALS169B Synchronous Four-Bit Up/Down Counters

General Description

These synchronous presettable counters feature an internal carry look ahead for cascading in high speed counting applications. The ALS168B is a four-bit decade up/down counter and the ALS169B is a four-bit binary up/down counter. The carry output is decoded to prevent spikes during normal mode of counting operation. Synchronous operation is provided so that outputs change coincident with each other when so instructed by count enable inputs and internal gating. This mode of operation eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive going) edge of clock input waveform.

These counters are fully programmable; that is, the outputs may each be preset either high or low. The load input circuitry allows loading with carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

The carry look-ahead circuitry permits cascading counters for n-bit synchronous applications without additional gating. Both count enable inputs (\bar{P} and \bar{T}) must be low to count. The direction of the count is determined by the level of the up/down input. When the input is high, the counter counts up; when low, it counts down. Input T is fed forward to enable the carry outputs. The carry output thus enabled will produce a low level output pulse with a duration approximately equal to the high portion of the Q_A output when counting up, and approximately equal to the low portion of the Q_A when counting down. This low level overflow carry


pulse can be used to enable successively cascaded stages. Transitions at the enable \bar{P} or \bar{T} inputs are allowed regardless of the level of the clock input.

The control functions for these counters are fully synchronous. Changes at control inputs (enable \bar{P} , enable \bar{T} , load, up/down) which modify the operating mode have no effect until clocking occurs. The function of the counter (whether enabled, disabled, loading or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

Features

- Switching specifications at 50 pF
- Switching specifications guaranteed over full temperature and V_{CC} range
- Advanced oxide-isolated, ion-implanted Schottky TTL process
- Functionally and pin-for-pin compatible with Schottky and low power Schottky TTL counterpart
- Improved AC performance over Schottky and low power Schottky counterparts
- Synchronously programmable
- Internal look ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- ESD inputs

Connection Diagram



Order Number DM54ALS169BJ, DM74ALS168BM, 168BN, 169BM or 169BN
See NS Package Number J16A, M16A or N16A

TL/F/6207-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	7V
Input Voltage	7V
Operating Free Air Temperature Range	
DM54LS	−55°C to +125°C
DM74LS	0°C to +70°C
Storage Temperature Range	−65°C to +150°C
Typical θ_{JA}	
N Package	78.1°C/W
M Package	106.8°C/W

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter	DM54ALS169B			DM74ALS168B, 169B			Units
		Min	Nom	Max	Min	Nom	Max	
V _{CC}	Supply Voltage	4.5	5	5.5	4.5	5	5.5	V
V _{IH}	High Level Input Voltage	2			2			V
V _{IL}	Low Level Input Voltage			0.7			0.8	V
I _{OH}	High Level Output Current			−0.4			−0.4	mA
I _{OL}	Low Level Output Current			4			8	mA
f _{CLK}	Clock Frequency	0		22	0		40	MHz
t _{SU}	Setup Time	Data; A, B, C, D	20 ↑	6	15 ↑	6		ns
		En \bar{P} , En \bar{T}	25 ↑	8	15 ↑	8		ns
		Load	20 ↑	8	15 ↑	8		ns
		U/ \bar{D}	28 ↑	10	15 ↑	10		ns
t _H	Hold Time	Data; A, B, C, D	0 ↑	−3	0 ↑	−3		ns
		En \bar{P} , En \bar{T}	0 ↑	−3	0 ↑	−3		ns
		Load	0 ↑	−4	0 ↑	−4		ns
		U/ \bar{D}	0 ↑	−4	0 ↑	−4		ns
t _W	Width of Clock Pulse	15			13			ns

Note 1: The symbol (↑) indicates that the rising edge of the clock is used as reference.

Electrical Characteristics

over recommended operating free air temperature range. All typical values are measured at V_{CC} = 5V, T_A = 25°C

Symbol	Parameter	Conditions	Min	Typ	Max	Units
V _{IK}	Input Clamp Voltage	V _{CC} = 4.5V, I _I = −18 mA			−1.5	V
V _{OH}	High Level Output Voltage	I _{OH} = −0.4 mA V _{CC} = 4.5V to 5.5V	V _{CC} − 2			V
V _{OL}	Low Level Output Voltage	V _{CC} = 4.5V		0.25	0.4	V
		54/74ALS I _{OL} = 4 mA		0.35	0.5	V
I _I	Input Current @ Max Input Voltage	V _{CC} = 5.5V, V _{IH} = 7V			0.1	mA
I _{IH}	High Level Input Current	V _{CC} = 5.5V, V _{IH} = 2.7V			20	μA
I _{IL}	Low Level Input Current	V _{CC} = 5.5V, V _{IL} = 0.4V			−0.2	mA
I _O	Output Drive Current	V _{CC} = 5.5V, V _O = 2.25V	−30		−112	mA
I _{CC}	Supply Current	V _{CC} = 5.5V		15	25	mA

T-45-23-09

Switching Characteristics over recommended operating free air temperature range (Note 1)

Symbol	Parameter	Conditions	From	To	DM54ALS169B		DM74ALS168B, 169B		Units
					Min	Max	Min	Max	
f_{MAX}	Max. Clock Freq.				25		40		MHz
t_{PLH}	Propagation Delay Time Low to High Level Output	$V_{CC} = 4.5V$ to 5.5V $R_L = 500\Omega$ $C_L = 50 pF$	Clock	Ripple Carry	3	20	3	20	ns
t_{PHL}	Propagation Delay Time High to Low Level Output		Clock	Ripple Carry	6	21	6	20	ns
t_{PLH}	Propagation Delay Time Low to High Level Output		Clock	Any Q	2	15	2	15	ns
t_{PHL}	Propagation Delay Time High to Low Level Output		Clock	Any Q	5	20	5	20	ns
t_{PLH}	Propagation Delay Time Low to High Level Output		En T	Ripple Carry	2	14	2	13	ns
t_{PHL}	Propagation Delay Time High to Low Level Output		En T	Ripple Carry	3	24	3	16	ns
t_{PLH}	Propagation Delay Time Low to High Level Output		U/D (Note 2)	Ripple Carry	5	21	5	19	ns
t_{PHL}	Propagation Delay Time High to Low Level Output		U/D (Note 2)	Ripple Carry	5	22	5	19	ns

Note 1: See Section 1 for test waveforms and output load.**Note 2:** Propagation delay time from up/down to ripple carry must be measured with the counter at either a minimum or a maximum count. As the logic level of the up/down input is changed, the ripple carry output will follow. If the count is minimum (0), the ripple carry output transition will be in phase. If the count is maximum (9 for ALS168B or 15 for ALS169B), the ripple carry output will be out of phase.


168B•169B

2

Logic Diagrams

T-45-23-09

DM54ALS/DM74ALS168B




TL/F/6207-2

Logic Diagrams (Continued)

DM54ALS/DM74ALS169B

T-45-23-09

168B•169B



TL/F/6207-3