



## MICROCIRCUIT DATA SHEET

**MNCLC420B-X REV 3A0**

Original Creation Date: 04/07/98  
Last Update Date: 08/02/01  
Last Major Revision Date: 07/18/01

### HIGH SPEED, VOLTAGE FEEDBACK OPERATIONAL AMPLIFIER

#### General Description

The CLC420B is an operational amplifier designed for applications requiring matched inputs and integration or transimpedance amplification. Utilizing voltage feedback architecture, the CLC420B offers a 300MHz bandwidth, a 1100V/us slew rate and a 4mA supply current (power consumption of 40mW,  $\pm 5V$  supplies). Additional benefits of the CLC420B are a 0.5mV input offset voltage and a 4uV/C temperature coefficient.

Applications such as differential amplifiers will benefit from 70dB common mode rejection ratio and an input offset current of 0.2uA(typ). With its unity-gain stability, 2pA/SqRtHz current noise(typ), combined with a settling time of 18ns to 0.01% make the CLC420B ideal for D/A converters, pin diode receivers and photo multiplier amplifiers. All applications will find 70dB power supply rejection ratio attractive.

#### Industry Part Number

CLC420B

#### NS Part Numbers

CLC420BE-QML  
CLC420BJ-QML

#### Prime Die

UB1366A

#### Controlling Document

SEE FEATURES SECTION

#### Processing

MIL-STD-883, Method 5004

#### Quality Conformance Inspection

MIL-STD-883, Method 5005

Subgrp	Description	Temp ( °C)
1	Static tests at	+25
2	Static tests at	+125
3	Static tests at	-55
4	Dynamic tests at	+25
5	Dynamic tests at	+125
6	Dynamic tests at	-55
7	Functional tests at	+25
8A	Functional tests at	+125
8B	Functional tests at	-55
9	Switching tests at	+25
10	Switching tests at	+125
11	Switching tests at	-55

### **Features**

- 300MHz small signal bandwidth
- 1100V/us slew rate
- Unity-gain stability
- Low distortion, -60dBc at 20MHz
- 0.01% settling in 18ns
- 0.2uA input offset current
- 2pASqRtHz current noise
- 0.5mV input offset voltage, 4uV/C

#### CONTROLLING DOCUMENTS:

CLC420BE-QML 5962-9175802M2A  
CLC420BJ-QML 5962-9175802MPA

### **Applications**

- Active filters/integrators
- Differential amplifiers
- Pin diode receivers
- Log amplifiers
- D/A converters
- Photo multiplier amplifiers

### (Absolute Maximum Ratings)

(Note 1)

Supply Voltage (V <sub>±</sub> )	$\pm 7$ Vdc
Output Current (I <sub>out</sub> )	70 mA
Common Mode Input Voltage (V <sub>cm</sub> )	V <sub>±</sub>
Differential Input Voltage	10 V
Power Dissipation (P <sub>d</sub> ) (Note 2)	112 mW
Thermal Resistance (ThetaJA) Junction to Ambient Ceramic DIP	125 C/W (500 LFPM) 72 C/W
LCC	100 C/W (500 LFPM) 68 C/W
(ThetaJC) Junction to Case Ceramic DIP	23 C/W
LCC	25 C/W
Junction Temperature (T <sub>j</sub> )	+175 C
Storage Temperature Range	-65 C $\leq$ T <sub>a</sub> $\leq$ +150 C
Lead Temperature (Soldering, 10 seconds)	+300 C
Package Weight (Typical) Ceramic DIP	1075 mg
LCC	470 mg
ESD Tolerance (Note 3) ESD Rating	2000V

Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 2: The maximum power dissipation must be derated at elevated temperatures and is dictated by T<sub>jmax</sub> (maximum junction temperature), ThetaJA (package junction to ambient thermal resistance), and TA (ambient temperature). The maximum allowable power dissipation at any temperature is P<sub>dmax</sub> = (T<sub>jmax</sub> - TA)/ThetaJA or the number given in the Absolute Maximum Ratings, whichever is lower.

Note 3: Human body model, 100pF discharged through 1.5K Ohms.

### **Recommended Operating Conditions**

Supply Voltage (V <sub>±</sub> )	±5 Vdc
Gain Range (Av)	±1 to ±10
Operating Temperature Range	-55 °C ≤ Ta ≤ +125 °C

## Electrical Characteristics

### DC PARAMETERS: Open Loop Characteristics

(The following conditions apply to all the following parameters, unless otherwise specified.)  
 DC:  $V_{\pm} = \pm 5$  Vdc,  $A_V = +1$ , Load Resistance  $R_L = 100$  Ohms, tested parameters use  $R_S = 500$  Ohms, otherwise, feedback resistance ( $R_F$ ) = 0 Ohms. Temp. Range:  $-55^\circ C \leq TA \leq +125^\circ C$ . (Note 3)

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
+I <sub>in</sub>	Input Bias Current (NonInverting)				-10	+10	uA	1, 2
					-20	+20	uA	3
-I <sub>in</sub>	Input Bias Current (Inverting)				-10	+10	uA	1, 2
					-20	+20	uA	3
V <sub>io</sub>	Input Offset Voltage				-0.8	+0.8	mV	1
					-1.8	+1.8	mV	2
					-1.6	+1.6	mV	3
T <sub>c</sub> (+I <sub>in</sub> )	Average +Input Bias Current Drift		1		60	nA/C	2	
					120	nA/C	3	
T <sub>c</sub> (-I <sub>in</sub> )	Average -Input Bias Current Drift		1		60	nA/C	2	
					120	nA/C	3	
T <sub>c</sub> (V <sub>io</sub> )	Average Input Offset Voltage Drift		1		10	uV/C	2, 3	
I <sub>io</sub>	Input Offset Current				-1.0	1.0	uA	1
					-2.0	2.0	uA	2
					-3.0	3.0	uA	3
T <sub>c</sub> (I <sub>io</sub> )	Average Input Offset Current Drift		1		10	nA/C	2	
					20	nA/C	3	
A <sub>ol</sub>	Open Loop Gain				56		dB	1, 2
					52		dB	3
I <sub>cc</sub>	Quiescent Supply Current (No Load)				5.0	mA	1, 2, 3	
PSRR	Power Supply Rejection Ratio	V <sub>+</sub> = +4.5V to +5.0V, V <sub>-</sub> = -4.5V to -5.0V			60		dB	1, 2
					55		dB	3
CMRR	Common Mode Rejection Ratio	V <sub>cm</sub> = $\pm 1$ V			65		dB	1, 2
					60		dB	3
R <sub>ind</sub>	Differential Mode Input Resistance		1		1		MΩ	4, 5
					0.5		MΩ	6
C <sub>ind</sub>	Differential Mode Input Capacitance		1		2	pF	4, 5, 6	

## Electrical Characteristics

### DC PARAMETERS: Open Loop Characteristics (Continued)

(The following conditions apply to all the following parameters, unless otherwise specified.)  
 DC:  $V_{\pm} = \pm 5$  Vdc,  $A_v = +1$ , Load Resistance  $R_L = 100$  Ohms, tested parameters use  $R_s = 500$  Ohms, otherwise, feedback resistance ( $R_f$ ) = 0 Ohms. Temp. Range:  $-55^\circ C \leq TA \leq +125^\circ C$ . (Note 3)

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
R <sub>inc</sub>	Common Mode Input Resistance		1		0.5		MOhm	4, 5
			1		0.25		MOhm	6
C <sub>inc</sub>	Common Mode Input Capacitance		1		2	pF	4, 5, 6	
+V <sub>cm</sub>	Common Mode Input Voltage		1		+2.8		V	4, 5
			1		+2.5		V	6
-V <sub>cm</sub>	Common Mode Input Voltage		1		-2.8	V	4, 5	
			1		-2.5	V	6	
+I <sub>out</sub>	Output Current		1		+50		mA	4, 5
			1		+30		mA	6
-I <sub>out</sub>	Output Current		1		-50	mA	4, 5	
			1		-30	mA	6	
R <sub>out</sub>	Output Impedance	At dc	1		0.2	Ohm	4, 5	
			1		0.3	Ohm	6	
+V <sub>o</sub>	Output Voltage Swing	No Load			+3	V	1, 2	
					+2.8	V	3	
		R <sub>L</sub> = 100 Ohms			+2.5	V	1, 2, 3	
-V <sub>o</sub>	Output Voltage Swing	No Load			-3	V	1, 2	
					-2.8	V	3	
		R <sub>L</sub> = 100 Ohms			-2.5	V	1, 2	
					-2.2	V	3	

## Electrical Characteristics

### AC PARAMETERS: Frequency Domain Response

(The following conditions apply to all the following parameters, unless otherwise specified.)  
 AC:  $V_{\pm} = \pm 5$  Vdc,  $A_v = +1$ , Load Resistance  $R_L = 100$  Ohms, tested parameters use  $R_s = 500$  Ohms, otherwise, feedback resistance ( $R_f$ ) = 0 Ohms. Temp. Range:  $-55^\circ C \leq TA \leq +125^\circ C$ . (Note 3)

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
GFPL	Gain Flatness Peaking Low	At 0.1 MHz to 100 MHz, $V_{out} < 0.4$ Vpp			1.4	dB	4	
GFPH	Gain Flatness Peaking High	At 100 MHz, $V_{out} < 0.4$ Vpp			3.0	dB	4	
GFR	Gain Flatness Rolloff	At 0.1 MHz to 100 MHz, $V_{out} < 0.4$ Vpp			1.0	dB	4, 6	
		At 0.1 MHz to 30 MHz, $A_v = -1$ , $R_f = 500$ Ohms, $V_{out} < 0.4$ Vpp			2.0	dB	5	
SSBW	Small Signal Bandwidth	-3dB bandwidth, $V_{out} < 0.4$ Vpp	1		200		MHz	4, 6
		-3dB bandwidth, $A_v = -1$ , $R_f = 500$ Ohms, $V_{out} < 0.4$ Vpp	1		130		MHz	5
LSBW	Large Signal Bandwidth	-3dB bandwidth, $V_{out} < 5$ Vpp	1		65		MHz	4
		-3dB bandwidth, $A_v = -1$ , $R_f = 500$ Ohms, $V_{out} < 5$ Vpp	1		65		MHz	6
Lpd	Linear Phase Deviation	At 0.1 MHz to 100 MHz	1		45		MHz	5

## Electrical Characteristics

### AC PARAMETERS: Distortion and Noise

(The following conditions apply to all the following parameters, unless otherwise specified.)  
 AC:  $V_{\pm} = \pm 5$  Vdc,  $A_v = +1$ , Load Resistance  $R_L = 100$  Ohms, tested parameters use  $R_s = 500$  Ohms, otherwise, feedback resistance ( $R_f$ ) = 0 Ohms. Temp. Range:  $-55^\circ C \leq TA \leq +125^\circ C$ . (Note 3)

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
HD2	2nd Harmonic Distortion	2 Vpp at 20 MHz			-40	dBc	4	
					-40	dBc	5, 6	
		2 Vpp at 20 MHz, $A_v = -1$			-40	dBc	4	
					-40	dBc	5, 6	
HD3	3rd Harmonic Distortion	2 Vpp at 20 MHz			-45	dBc	4, 6	
					-40	dBc	5	
		2 Vpp at 20 MHz, $A_v = -1$			-40	dBc	4	
					-35	dBc	5	
					-40	dBc	6	
Vn	Input Referred Noise Voltage	At 1 MHz to 200 MHz	1		5.3	nV/sq	4, 6	
			1		6	nV/sq	5	rtHz
Icn	Input Referred Noise Current	At 1 MHz to 200 MHz	1		2.6	pA/sq	4	
			1		2.3	pA/sq	5	rtHz
			1		2.9	pA/sq	6	rtHz

## Electrical Characteristics

### AC PARAMETERS: Time Domain Response

(The following conditions apply to all the following parameters, unless otherwise specified.)  
 AC:  $V_{\pm} = \pm 5$  Vdc,  $A_v = +1$ , Load Resistance  $R_L = 100$  Ohms, tested parameters use  $R_s = 500$  Ohms, otherwise, feedback resistance ( $R_f$ ) = 0 Ohms. Temp. Range:  $-55^\circ C \leq TA \leq +125^\circ C$ . (Note 3)

SYMBOL	PARAMETER	CONDITIONS	NOTES	PIN-NAME	MIN	MAX	UNIT	SUB-GROUPS
Trs	Rise and Fall Time	0.4 V step, $C_L < 10\text{pF}$ , measured between 10% and 90% points	1			2	nS	9, 11
			1			3	nS	10
		0.4 V step, $A_v = -1$ , $R_f = 500$ Ohms, $C_L < 10\text{ pF}$ , measured between 10% and 90% points	1			5.5	nS	9, 11
			1			7.8	nS	10
Trl	Rise and Fall Time	5 V step $C_L < 10\text{ pF}$ , measured between 10% and 90% points	1			20	nS	9, 10
			1			25	nS	11
		5 V step, $A_v = -1$ , $R_f = 500$ Ohms, $C_L < 10\text{ pF}$ , measured between 10% and 90% points	1			9.5	nS	9
			1			10	nS	10, 11
Ts	Settling Time	2V step at 0.01% of the final value, $C_L < 10\text{ pF}$	1			25	nS	9, 10, 11
		2V step at 0.1% of the final value, $C_L < 10\text{ pF}$	1			18	nS	9, 10, 11
Os	Overshoot	0.4 V step, $C_L < 10\text{ pF}$	1			25	%	9, 10
			1			35	%	11
+Sr	Slew Rate	Rising edge, Measured $\pm 1$ V with 5 V step, $C_L < 10\text{ pF}$	1		750		V/uS	9
			1		600		V/uS	10, 11
		Rising edge, $A_v = -1$ , Measured $\pm 1$ V with 5 V step, $R_f = 500$ Ohms, $C_L < 10\text{ pF}$	1		500		V/uS	9
			1		430		V/uS	10, 11
-Sr	Slew Rate	Falling Edge, Measured $\pm 1$ V with 5 V step, $C_L < 10\text{ pF}$	1		750		V/uS	9
			1		600		V/uS	10, 11
		Falling Edge, $A_v = -1$ , Measured $\pm 1$ V with 5 V step, $R_f = 500$ Ohms, $C_L < 10\text{ pF}$	1		500		V/uS	9
			1		430		V/uS	10, 11

Note 1: If not tested, shall be guaranteed to the limits specified.


Note 2: Group A testing only.

Note 3: The algebraic convention, whereby the most negative value is a minimum and the most positive is a maximum, is used in this table. Negative current shall be defined as conventional flow out of a device terminal.

**Graphics and Diagrams**

GRAPHICS#	DESCRIPTION
07081HRA3	CERDIP (J), 8 LEAD (B/I CKT)
07086HRA2	LCC (E), TYPE C, 20 TERMINAL (B/I CKT)
E20ARE	LCC (E), TYPE C, 20 TERMINAL(P/P DWG)
J08ARL	CERDIP (J), 8 LEAD (P/P DWG)
P000430A	CERDIP (J), 8 LEAD (PINOUT)
P000444A	LCC (E), TYPE C, 20 TERMINAL (PINOUT)

See attached graphics following this page.



**R E V I S I O N S**

LTR	DESCRIPTION	E.C.N.	DATE	BY/APP'D
L	REVISE PER CURRENT STD; REDRAW	10002	09/21/93	TLL

**NOTES:** UNLESS OTHERWISE SPECIFIED


- LEAD FINISH TO BE 200 MICROINCHES / 5.08 MICROMETERS MINIMUM SOLDER MEASURED AT THE CREST OF THE MAJOR FLATS.
- JEDEC REGISTRATION MO-036, VARIATION AA, DATED 04/1981.

**CONTROLLING DIMENSION: INCH**


APPROVALS	DATE	NATIONAL SEMICONDUCTOR CORPORATION
DRAWN: <i>J. L. QUANG</i>	09/21/93	2900 Semiconductor Drive, Santa Clara, CA 95052-8090
DF TG. CHK.		
ENGR. CHK.		
APPROVAL		

**PROJECTION**


SCALE INCH [MM]	SIZE A	SIZE B	DRAWING NUMBER MKT-JO8A	REV I OF L
DO NOT SCALE	DRAWING SHEET			



**CLC420J**  
**8 - LEAD DIP**  
**CONNECTION DIAGRAM**  
**TOP VIEW**  
**P000430A**



**CLC420E**  
**20 - LEAD LCC**  
**CONNECTION DIAGRAM**  
**TOP VIEW**  
**P000444A**



## Revision History

<b>Rev</b>	<b>ECN #</b>	<b>Rel Date</b>	<b>Originator</b>	<b>Changes</b>
0A0	M0003231	10/20/99	Shaw Mead	Initial MDS Release -TRL typo corrected.
0B0	M0003581	05/22/00	Rose Malone	Updated missing information on Main Table, adding reference to 883 spec MIL-STD to Processing and Quality Conformance Inspection sections and Note 1 in electrical section. MNCLC420B-X, Rev. 0A0 to MNCLC420B-X, Rev. 0B0
1A0	M0003705	07/11/01	Rose Malone	Update MDS: MNCLC420B-X, Rev. 0B0 to MNCLC420B-X, Rev. 1A0. Added Min. limits to Iio test and changed Subgroup 3 test limit from 2.6uA to 3.0uA to improve test yields.
2A0	M0003812	08/02/01	Rose Malone	Update MDS: MNCLC420B-X-RH, Rev. 1A0 to MNCLC420B-X-RH, Rev. 2A0. Change to Electrical Section, typo in Vn parameter units change from mV/Hz to nV/sqrHz
3A0	M0003829	08/02/01	Rose Malone	Update MDS: MNCLC420B-X, Rev. 2A0 to MNCLC420B-X, Rev. 3A0. Electrical Section Icn parameter units column from pA/Hz to pA/sqrHz.