
# SP7512 and HS3120


# **Double—Buffered 12-Bit Multiplying DAC**

- Monolithic Construction
- 12-Bit Resolution
- 0.01% Non-Linearity
- Four-Quadrant Multiplication
- Latch-up Protected
- Low Power 30mW
- Single +15V Power Supply



#### **DESCRIPTION...**

The **SP7512** and **HS3120** are precision 12-bit multiplying DACs, double—buffered for easy interfacing with microprocessor busses. Both unipolar and bipolar operation can be accommodated with a minimum of external components. The **SP7512** is available for use in commercial and industrial temperature ranges, packaged in a 28-pin SOIC. The **HS3120** is available in commercial and military temperature ranges, packaged in a 28-pin side—brazed DIP.





CAUTION:

SSD (ElectroStatic Discharge) sensitive school. Permanent damage may occur on unconnected devices subject to high energy descretable fellow. Unused devices must be stored in conductive fearn or shunts. Personnel should be properly grounded prior to handling this device. The protective fearn should be discharged to the destination socket before devices are removed.

## **SPECIFICATIONS**

(Typical @ 25°C, nominal power supply, V<sub>nec</sub> = +10V, unipolar, unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DIGITAL INPUT					
Resolution	12			Bits	
2-Quad, Unipolar Coding		y & Comp.	Binary		The input coding is comple-
z-Quad, Orlipolar Coding	Dirica	y a comp.	Directly		mentary binary if Ing is used.
4 Owed Display Coding		l Offset Bina	<u>.</u> .		mentary binary in 1 <sub>02</sub> is docd.
4-Quad, Bipolar Coding					Digital input valtage must not
Logic Compatibility		CMOS, TT	<u>-</u>		Digital input voltage must not
			! !		exceed supply voltage or go
			i		below -0.5V; "0" <0.8V;
		ŀ			2.4V < "1" ≤V <sub>DD</sub>
Input Current			±1	μΑ	
Data Set-up Time	250			ns	All strobes are level triggered
					See Timing Diagram; GBD*
Strobe Width	250			ns	All strobes are level triggered
Ollope Wide	200				See Timing Diagram; GBD*
Date Hald Time	0		i i	ns	All strobes are level triggered
Data Hold Time	U			110	
					See Timing Diagram; GBD*
REFERENCE INPUT					
Voltage Range			±25	V	
Input Impedance	4		12	KOhms	
ANALOG OUTPUT					
	60 E		107 F	μ <b>Α</b> /V <sub>REF</sub>	
Scale Factor	62.5	104	187.5	μ <b>~</b> v <sub>REF</sub>	Liping the internal facetheet
Scale Factor Accuracy		±0.4		%	Using the internal feedback
			)		resistor and an external op
			i		amp.
Output Leakage			10	nA	At 25°C; the output leakage
					current will create an offset
		ļ			voltage at the external op am
					output. It doubles every 10°C
		1			temperature increase.
Output Capacitance		1			<b>'</b>
C <sub>OLIT</sub> 1, all inputs high		80		pF	
C 1 all inputs law		40		pF	
C <sub>OUT</sub> 1, all inputs low					
C <sub>OUT</sub> 2, all inputs high		40		pF	
C <sub>OUT</sub> 2, all inputs low		80		pF	
STATIC PERFORMANCE					
Integral Linearity					
SP7512BN/KN, HS3120-2			±0.015	% FSR	
Differential Linearity				,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	
SP7512BN/KN, HS3120-2			±0.024	%FSR	
Monotonicity		}	10.024	/01 Of 1	
	Cur	ranteed to	12 hite		
SP7512BN/KN, HS3120-2	Gua	anceo io	12 0103		/T += T \
STABILITY					(T <sub>MIN</sub> to T <sub>MAX</sub> )
Scale Factor			2	ppm FSR/°C	Note 1
Integral Linearity		1	0.2	ppm FSR/°C	
Differential Linearity			0.2	ppm FSR/°C	
STABILITY		<del>                                     </del>		11	(T <sub>MIN</sub> to T <sub>MAX</sub> )
					'MIN 'MAX'
Monotonicity Temp. Range	_				
SP7512KN, HS3120C	0		+70	°C	
SP7512BN	-40		+85	۰Ĉ	
HS3120B	-55		+125	°C	
,					
		l			<u> </u>

## **SPECIFICATIONS** (continued)

(Typical @ 25°C, nominal power supply, V<sub>REF</sub> = +10V, unipolar unless otherwise noted)

PARAMETER	MIN.	TYP.	MAX.	UNITS	CONDITIONS
DYNAMIC PERFORMANCE					
Digital Small Signal Settling		1.0		μS	
Full Scale Transition Settling		2.0		μS	to 0.01% (strobed)
Reference Feedthrough Error				,	(V <sub>BEF</sub> = 20Vpp)
@ 1kHz		<1		mV	112
@ 10kHz		2		mV	
Delay to output					
from Bits input		100		ns	Delay times are twice the
from LDAC		200		ns	amount shown at T <sub>A</sub> = +125° C
from CE		120		ns	
POWER SUPPLY (V <sub>nn</sub> )					
Operating Voltage		+15 ±5%		V	specifications guaranteed
Voltage Range	+5		+16	٧	, ,
Current			2.5	mA	
Rejection Ratio			0.002	%/%	
ENVIRONMENTAL AND MEC	HANICAL				
Operating Temperature					
SP7512K	0		+70	°C ∣	
SP7512B	-40		+85	°C	
HS3120-C	0		+70	°C	
HS3120-B	<b>−</b> 55		+125	°C	
HS3120-B/883	<del>-</del> 55		+125	°C	
Storage Temperature	<b>−6</b> 5		+150	°C	
Package	_				
SP7512_N		28-pin SOIC			
HS3120-C	28-pin Plastic DIP				
HS3120-B	28 <b>-</b> pi	n Side-Bra	izea DIP		

#### Notes:

Using the internal feedback resistor, output leakage current creates an offset, which doubles every 10°C rise in temperature.

#### **PIN ASSIGNMENTS**

Pin 1 – FB<sub>4</sub> – Feedback Bipolar Operation

Pin 2 - LDTR - Ladder Termination

Pin 3 – FB<sub>3</sub> – Feedback Bipolar Operation

 $Pin 4 - V_{REF} - Reference Voltage Input$ 

Pin 5 - FB<sub>1</sub> - Feedback, Unipolar/Bipolar

Pin 6 – I<sub>O1</sub> – Current out into virtual ground

Pin 7 –  $I_{O2}$  – Current out-complement of  $I_{01}$ 

Pin 8 - V<sub>SS</sub> - Ground, Analog and DAC Register

Pin 9 – DB<sub>11</sub> – MSB, Data Bit 1

Pin 10 – DB<sub>10</sub> – Data Bit 2

Pin 11 – DB<sub>o</sub> – Data Bit 3

Pin 12 – DB<sub>8</sub> – Data Bit 4

Pin 13 – DB<sub>7</sub> – Data Bit 5

Pin 14 – DB<sub>6</sub> – Data Bit 6

Pin 15 – DB<sub>5</sub> – Data Bit 7

Pin 16 – DB<sub>4</sub> – Data Bit 8

Pin 17 – DB<sub>3</sub> – Data Bit 9

Pin 18 - DB<sub>2</sub> - Data Bit 10

Pin 19 – DB<sub>1</sub> – Data Bit 11

Pin 20 – DB<sub>0</sub> – LSB, Data Bit 12

Pin 21 – LDAC – Transfers data from input to DAC register; a logic "0" latches data into registers; a logic "1" allows data to change (transfer to) register.

Pin  $22 - \overline{CE} - \overline{Chip Enable}$ , active low

Pin 23 - LBE - Bit 12 to Bit 9 Enable

Pin 24 - MBE - Bit 8 to Bit 5 Enable

Pin 25 - HBE - Bit 4 to Bit 1 Enable

Pin  $26 - V_{DD2}$  – Supply Analog and DAC Register

Pin  $27 - V_{SS1}$  – Ground input latches

 $Pin 28 - V_{DD1} - Supply input latches$ 

NOTE: Pins 8 and 27, and pins 26 and 28 must be connected externally.

#### FEATURES...

The SP7512 and HS3120 are precision 12-bit multiplying DACs with internal two-stage input storage registers for easy interfacing with microprocessor busses. The DACs are implemented as a one-chip CMOS circuit with a resistor ladder network designed for 0.01% linearity without laser trimming.

The input registers are sectioned into 3 segments of 4 bits each, all individually addressable. The DAC-register, following the input registers, is a parallel 12-bit register for holding the DAC data while the input registers are updated. Only the data held in the DAC register determines the analog output value of the converter.

The SP7512 and HS3120 have been designed for great flexibility in connecting to bus-oriented systems. The 12 data inputs are organized into 3 independent addressable 4-bit input registers such that the DACs can be connected to either a 4, 8 or 16-bit data bus. The control logic of the DACs includes chip enable and latch enable inputs for flexible memory mapping. All controls are level-triggered to allow static or dynamic operation.

A total of 5 output lines are provided on the DACs to allow unipolar and bipolar output connection with a minimum of external components. The feedback resistor is internal. The resistor ladder network termination is externally available, thus eliminating an external resistor for the 1 LSB offset in bipolar mode.

The SP7512 is available for use in commercial and industrial temperature ranges, packaged in




Figure 1. Unipolar Operation






Figure 2. Bipolar Operation

a 28-pin SOIC. The **HS3120** is available in commercial and military temperature ranges, packaged in a 28-pin side-brazed DIP. For product processed and screened to the requirements of MIL-M-38510 and MIL-STD-883C, please consult the factory (**HS3120B** only).

# APPLICATIONS INFORMATION Unipolar Operation

Figure 1 shows the interconnections for unipolar operation. Connect  $I_{O1}$  and  $FB_1$  as shown in diagram. Tie  $I_{O2}$  (Pin 7),  $FB_3$  (Pin 3), and  $FB_4$  (Pin 1) to Ground (Pin 8). To maintain specified linearity, external amplifiers must be zeroed. This is best done with  $V_{REF}$  set to zero and, with the DAC register loaded with all bits at zero, adjust  $R_{OS}$  for  $V_{OUT} = 0V$ 

TRANSFER FUNCTION (N=12)					
BINARY INPUT	UNIPOLAR OUTPUT	BIPOLAR OUTPUT			
111111	-V <sub>REF</sub> (1 - 2 <sup>-N</sup> )	-V <sub>REF</sub> (1 - 2 -(N - 1))			
100001	-V <sub>REF</sub> (1/2 + 2-N)	-V <sub>REF</sub> (2 -(N - 1))			
100000	-V <sub>REF</sub> /2	0			
011111	-V <sub>REF</sub> (1/2 - 2-N)	V <sub>REF</sub> (2 -(N - 1))			
000000	0	V <sub>REF</sub>			

Table 1. Transfer Function

### **Bipolar Operation**


Figure 2 shows the interconnections for bipolar operation. Connect  $I_{O1}$ ,  $I_{O2}$ ,  $FB_1$ ,  $FB_3$ ,  $FB_4$  as shown in diagram. Tie LDTR to  $I_{O2}$ . To maintain specified linearity, external amplifiers must be zeroed. This is best done with  $V_{REF}$  set to zero and, the DAC register loaded with 10...0 (MSB = 1), set  $R_{OS2}$  for  $V_{OUT1} = 0V$ . Then set  $R_{OS1}$  for  $V_{OUT} = 0V$ .

#### Grounding

Connect all GND pins to system analog ground and tie this to digital ground. All unused input pins must be grounded.



#### **TIMING**



TIME AXIS NOT TO SCALE. ALL STROBES ARE LEVEL TRIGGERED.

t<sub>1</sub>: Data Setup Time, Time data must be stable before strobe (byte enable/LDAC) goes to "0", t<sub>1</sub> (min) = 250ns.

 $t_2$ : Strobe Width.  $t_2$  (min) = 250ns. (CE, LBE, MBE, HBE, LDAC).

 $t_3$ : Hold Time. Time data must be stable after strobe goes to "0",  $t_3$  = 0ns.

 $t_4$ : Delay from LDAC to Output,  $t_4$  = 200ns.

NOTE: Minimum common active time for CE and any byte enable is 250ns.

ORDERING INFORMATION					
Model	Monotonicity	Temperature Range	Package		
Double-Buffered 12-Bit Multiplyin					
SP7512BN	12-Bit	40°C to +85°C	28-pin. 0.3" SOl		
SP7512KN	12-Bit	0°C to +70°C	28-pin, 0.3" SQI		
HS3120C-2N	12-Bit	0°C to +70°C	28-pin, 0.6" Plastic DI		
HS3120C-2Q	12-Bit	0°C to +70°C	28-pin, 0.6" Side-Brazed DI		
HS3120B-2Q	12-Bit	55°C to +125°C	28-pin, 0.6" Side-Brazed DI		
HS3120B-2/883	12–Bit	55°C to +125°C	28-pin 0.6" Side-Brazed DI		

