

# 1:9 Differential **Clock Driver**

## **Product Preview ELECTRICALLY TESTED PER:** 100F511

The 100E511 is a low skew 1-to-9 differential driver, designed with clock distribution in mind. It accepts one signal input, which can be either differential or else single-ended if the VBB output is used. The signal is fanned out to 9 identical differential outputs. An enable input is also provided. A HIGH disables the device by forcing all Q outputs LOW and all Q outputs HIGH.

The device is specifically designed, modeled and produced with low skew as the key goal. Optimal design and layout serve to minimize gate to gate skew within device, and empirical modeling is used to determine process control limits that ensure consistent tpd distributions from lot to lot. The net result is a dependable, guaranteed low skew device.

To ensure that the tight skew specification is met it is necessary that both sides of the differential output are terminated into  $50\Omega$ , even if only one side is being used. In most applications, all nine differential pairs will be used and therefore terminated. In the case where fewer than nine pairs are used, it is necessary to terminate at least the output pairs on the same package side (i. e. sharing the same VCCO) as the pairs(s) being used on the same side, in order to maintain minimum skew. Failure to do this will result in small degradation of propagation delay (on the order of 10-20 ps) of the output(s) being used which, while not being catastrophic to most designs, will mean a loss of skew margin.

The VBB output is intended for use as a reference voltage for single-ended reception of ECL signals to that device only. When used for this purpose, it is recom-

# Military 100E511




#### **AVAILABLE AS**

1) JAN: N/A 2) SMD: N/A 3) 883: Planned X = CASE OUTLINE AS FOLLOWS:

PACKAGE: NON-Compliant QFP: F

#### LOGIC DIAGRAM



#### mended that VBB is decoupled to VCC via a 0.01 $\mu$ F capacitor. Low Skew · Guaranteed Skew Spec Differential Design VBB output Enable Extended 100E VEE Range of - 4.2 V to - 5.46 V 75 kΩ Input Pulldown Resistors 12 10 9 8 6 Q5 [ PIN NAME Q5 [ 13 Q. 14 Pin Function 15 V<sub>C</sub>CO IN, ĪN Differential Input Pair 16 Q4 [ 28 En Enable 17 27 $\overline{Q}_3$ $Q_0, \overline{Q_0} - Q_8, \overline{Q_8}$ **Differential Outputs** Q3 [ 18 26 19 20 21 22 23 24 25 $V_{BB}$ V<sub>BB</sub> Outputs 19912 82 199

This document contains information on a product under development. Motorola reserves the right to change or discontinue this product without notice.

### 100E511

100E Series DC CHARACTERISTICS: V<sub>EE</sub> = -4.2 V to - 5.46 V, V<sub>CC</sub> = V<sub>CCO</sub> = GND; -55°C to + 125°C

					. 00 000	
Symbol	Parameter	Min	Max	Units	TEST CONDITI	ON APPLIED:
VOH	Output HIGH Voltage	-1025	-880	mV	VIN = VIH(max)	Loading with
VOL	Output LOW Voltage	-1810	-1620	mV	or VIN = VIL(min)	50Ω to -2.0 V
VOHA	Output HIGH Voltage	-1035		mV	VIN = VIH(min)	Loading with
VOLA	Output LOW Voltage		-1610	mV	or VIN = VIL(max)	50Ω to -2.0 V
VIH	Input HIGH Voltage	-1165	-880	mV	Guaranteed HIGH S	Signal for All Inputs
VIL	Input LOW Voltage	-1810	-1475	mV	Guaranteed LOW S	ignal for All Inputs
1 <sub>IL</sub>	Input LOW Current	0.5		μА	V1N = V	IL(min)

DC CHARACTERISTICS: VEE = VEE(min) to VEE(max), VCC = VCCO = GND


Symbol	Parameter		Limits						TEST CONDITION APPLIED:
	Functional Parameters:	+ 25° C		+ 125° C		– 55° C			
		Min	Max	Min	Max	Min	Max		
V <sub>BB</sub>	Output Reference Voltage	-1.38	-1.26	-1.38	-1.26	-1.38	-1.26	٧	$V_{IL}$ = Open, $V_{IH}$ = Open, $R_{L}$ = 50 $\Omega$ to - 2.0 V.
ŀН	Input Current High		150		150		150	μА	$V_{ L}$ = $-1.810$ V, $V_{ H}$ = $-0.880$ V, $R_{L}$ = $50Ω$ to $-2.0$ V.
<sup>I</sup> EE	Power Supply Current		60		69		60	mA	$V_{EE}$ (MAX), $V_{IL} = -1.810$ V, $V_{IH} = -0.880$ V, $R_L = 50\Omega$ to $-2.0$ V.


AC CHARACTERISTICS: VEE = VEE(min) to VEE(max), VCC = VCCO = GND

Symbol	Parameter	Limits							TEST CONDITION APPLIED:
	Functional Parameters:	+ 25° C		+ 125° C		− 55° C			
		Min	Max	Min	Max	Min	Max	1	
<sup>t</sup> PLH	Propagation Delay to Output								
tPHL	IN (Differential)	430	630	430	630	430	630	ps	(Note 1)
	IN (Single-ended)	330	730	330	730	330	730	ps	(Note 2)
	Enable	450	850	450	850	450	850	ps	(Note 3)
	Disable	450	850	450	850	450	850	ps	(Note 3)
<sup>t</sup> Skew	Within-Device Skew		50		50		50	ps	(Note 4)
ts	Setup Time En to IN	200		200		200		ps	(Note 5)
tн	Hold Time IN to En	0		0		0		ps	(Note 6)
t <sub>R</sub>	Release Time En to IN	300		300		300		ps	(Note 7)
VPP	Minimum Input Swing	250		250		250		mV	(Note 8)
VCMR	Common Mode Range	-1.6	-0.4	-1.6	-0.4	-1.6	-0.4	٧	(Note 9)
t <sub>r</sub> tf	Rise/Fall Times 20 - 80%	275	600	275	600	275	600	ps	

See Notes on the following page.

MOTOROLA MILITARY MECL DATA 5-48








Figure 1. Setup Time

Figure 2. Hold Time

Figure 3. Release Time

### Notes

- 1. The differential propagation is defined as the delay from the crossing points of the differential input signals to the crossing point of differential output signals. (See *Definitions* and testing ECLinPS AC Parameters in Section 1.)
- 2. The single-ended propagation delay is defined as the delay from the 50% point of the input signal to the 50% point of the output signal. (See *Definitions and testing ECLinPS AC Parameters* in Section 1.)
- 3. Enable is defined as the propagation delay from 50% point of the **negative** transition  $\overline{EN}$  to the 50% point of the **positive** transition on Q (or a negative transition on  $\overline{Q}$ ). Disable is defined as the propagation delay from 50% point of the **positive** transition on  $\overline{EN}$  to the 50% point of the **negative** transition on Q (or a negative transition on  $\overline{Q}$ ).
- 4. The within-device skew is defined as the worst case difference between any two similar delay paths within a single device.
- 5. The setup time is the minimum time that  $\overline{EN}$  must be asserted prior to the next transition of  $IN/\overline{IN}$  to prevent an output response greater than  $\pm$  75 mV to that  $IN/\overline{IN}$  transition (see Figure 1).

- 6. The hold time is the minimum time that  $\overline{EN}$  must remain asserted after a negative going IN or a positive going  $\overline{IN}$  to prevent an output response greater than  $\pm$  75 mV to that IN/ $\overline{IN}$  transition (see Figure 2).
- 7. The release time is the minimum time that  $\overline{EN}$  must be deasserted prior to the next  $IN/\overline{IN}$  transition to ensure an output response that meets the specified IN to Q propagation delay and output transition times (see Figure 3).
- 8. Vpp (min) is defined as the minimum input differential voltage which will cause no increase in the propagation delay. The Vpp (min) is AC limited for the E511, a differential input as low as 50 mV will still produce full ECL levels at the output. 9. VCMR is defined as the range within which the ViH level may vary, with the device still meeting the propagation delay specification. The ViL level must be such that the peak to peak voltage is less than 1.0 V and greater than or equal to Vpp (min). Measured output voltages must fall within the specified limits of VOH and VOL (VOH = -0.880 V max, -1.090 V min, VOL = -1.580 V max, -1.810 V min).