

# 512Kx8 Monolithic SRAM, SMD 5962-95600

## FEATURES

- Access Times of 15, 17, 20, 25, 35, 45, 55ns
- Data Retention Function (LPA version)
- TTL Compatible Inputs and Outputs
- Fully Static, No Clocks
- Organized as 512Kx8
- Commercial, Industrial and Military Temperature Ranges
- 32 lead JEDEC Approved Evolutionary Pinout
  - Ceramic Sidebrazed 600 mil DIP (Package 9)
  - Ceramic Sidebrazed 400 mil DIP (Package 326)
  - Ceramic 32 pin Flatpack (Package 344)
  - Ceramic Thin Flatpack (Package 321)
  - Ceramic SOJ (Package 140)
- 36 lead JEDEC Approved Revolutionary Pinout
  - Ceramic Flatpack (Package 316)
  - Ceramic SOJ (Package 327)
  - Ceramic LCC (Package 502)
- Single +5V (±10%) Supply Operation

The EDI88512CA is a 4 megabit Monolithic CMOS Static RAM.


The 32 pin DIP pinout adheres to the JEDEC evolutionary standard for the four megabit device. All 32 pin packages are pin for pin upgrades for the single chip enable 128K x 8, the EDI88128CS. Pins 1 and 30 become the higher order addresses.

The 36 pin revolutionary pinout also adheres to the JEDEC standard for the four megabit device. The center pin power and ground pins help to reduce noise in high performance systems. The 36 pin pinout also allows the user an upgrade path to the future 2Mx8.

A Low Power version with Data Retention (EDI88512LPA) is also available for battery backed applications. Military product is available compliant to Appendix A of MIL-PRF-38535.

\*This product is subject to change without notice.


FIG. 1 PIN CONFIGURATION




## PIN DESCRIPTION

I/O0-7	Data Inputs/Outputs
A0-18	Address Inputs
WE#	Write Enables
CS#	Chip Selects
OE#	Output Enable
Vcc	Power (+5V ±10%)
Vss	Ground
NC	Not Connected

## BLOCK DIAGRAM





**ABSOLUTE MAXIMUM RATINGS**

Parameter	Value	Unit
Voltage on any pin relative to Vss	$-0.5 \leq T_A \leq 7.0$	V
Operating Temperature T <sub>A</sub> (Ambient)		
Commercial	$0 \leq T_A \leq +70$	°C
Industrial	$-40 \leq T_A \leq +85$	°C
Military	$-55 \leq T_A \leq +125$	°C
Storage Temperature, Plastic	$-65 \leq T_A \leq +150$	°C
Power Dissipation	1.5	W
Output Current	20	mA
Junction Temperature, T <sub>J</sub>	175	°C

**NOTE:**

Stress greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions greater than those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

**TRUTH TABLE**

OE#	CS#	WE#	Mode	Output	Power
X	H	X	Standby	High Z	I <sub>cc2</sub> , I <sub>cc3</sub>
H	L	H	Output Deselect	High Z	I <sub>cc1</sub>
L	L	H	Read	Data Out	I <sub>cc1</sub>
X	L	L	Write	Data In	I <sub>cc1</sub>

**RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Min	Typ	Max	Unit
Supply Voltage	V <sub>CC</sub>	4.5	5.0	5.5	V
Supply Voltage	V <sub>SS</sub>	0	0	0	V
Input High Voltage	V <sub>IH</sub>	2.2	—	3.0	V
Input Low Voltage	V <sub>IL</sub>	-0.3	—	+0.8	V

**CAPACITANCE**

(T<sub>A</sub> = +25°C)

Parameter	Symbol	Condition	Max	Unit
Address Lines	C <sub>I</sub>	V <sub>IN</sub> = V <sub>CC</sub> or V <sub>SS</sub> , f = 1.0MHz	12	pF
Data Lines	C <sub>O</sub>	V <sub>OUT</sub> = V <sub>CC</sub> or V <sub>SS</sub> , f = 1.0MHz	14	pF

These parameters are sampled, not 100% tested.

**DC CHARACTERISTICS**

(V<sub>CC</sub> = 5V, T<sub>A</sub> = -55°C to +125°C)

Parameter	Symbol	Conditions	Min	Max	Units	
Input Leakage Current	I <sub>LI</sub>	V <sub>IN</sub> = 0V to V <sub>CC</sub>	-10	10	A	
Output Leakage Current	I <sub>LO</sub>	V <sub>I/O</sub> = 0V to V <sub>CC</sub>	-10	10	A	
Operating Power Supply Current	I <sub>CC1</sub>	WE#, CS# = V <sub>IL</sub> , I <sub>I/O</sub> = 0mA, Min Cycle (17ns)	—	250	mA	
		(20 -55ns)	—	225	mA	
Standby (TTL) Power Supply Current	I <sub>CC2</sub>	CS# ≥ V <sub>IH</sub> , V <sub>IN</sub> ≤ V <sub>IL</sub> , V <sub>IN</sub> ≥ V <sub>IH</sub>	—	60	mA	
Full Standby Power Supply Current	I <sub>CC3</sub>	CS# ≥ V <sub>CC</sub> -0.2V V <sub>IN</sub> ≥ V <sub>CC</sub> -0.2V or V <sub>IN</sub> ≤ 0.2V	CA	—	25	mA
			LPA	—	20	mA
Output Low Voltage	V <sub>OL</sub>	I <sub>OL</sub> = 6.0mA	—	0.4	V	
Output High Voltage	V <sub>OH</sub>	I <sub>OH</sub> = -4.0mA	2.4	—	V	

NOTE: DC test conditions: V<sub>IL</sub> = 0.3V, V<sub>IH</sub> = V<sub>CC</sub> -0.3V

**AC TEST CONDITIONS**

Figure 1






Figure 2



Input Pulse Levels	V <sub>SS</sub> to 3.0V
Input Rise and Fall Times	5ns
Input and Output Timing Levels	1.5V
Output Load	Figure 1

NOTE: For t<sub>EHQZ</sub>, t<sub>GHQZ</sub> and t<sub>WLOZ</sub>, C<sub>L</sub> = 5pF Figure 2)



**AC CHARACTERISTICS – READ CYCLE**

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, -55°C ≤ T<sub>A</sub> ≤ +125°C)

Parameter	Symbol		15ns		17ns		20ns		25ns		35ns		45ns		55ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Read Cycle Time	t <sub>AVAV</sub>	t <sub>RC</sub>	15		17		20		25		35		45		55		ns
Address Access Time	t <sub>AVQV</sub>	t <sub>AA</sub>		15		17		20		25		35		45		55	ns
Chip Enable Access Time	t <sub>ELQV</sub>	t <sub>ACS</sub>		15		17		20		25		35		45		55	ns
Chip Enable to Output in Low Z (1)	t <sub>ELQX</sub>	t <sub>CLZ</sub>	2		3		3		3		3		3		3		ns
Chip Disable to Output in High Z (1)	t <sub>EHQZ</sub>	t <sub>CHZ</sub>	0	7	0	7	0	8	0	10	0	15	0	20	0	20	ns
Output Hold from Address Change	t <sub>AVQX</sub>	t <sub>OH</sub>	0		0		0		0		0		0		0		ns
Output Enable to Output Valid	t <sub>GLQV</sub>	t <sub>OE</sub>		8		8		10		12		15		25		30	ns
Output Enable to Output in Low Z (1)	t <sub>GLQX</sub>	t <sub>OLZ</sub>	0		0		0		0		0		0		0		ns
Output Disable to Output in High Z(1)	t <sub>GHQZ</sub>	t <sub>OHZ</sub>	0	7	0	7	0	8	0	10	0	15	0	20	0	20	ns

1. This parameter is guaranteed by design but not tested.

**AC CHARACTERISTICS – WRITE CYCLE**

(V<sub>CC</sub> = 5.0V, V<sub>SS</sub> = 0V, -55°C ≤ T<sub>A</sub> ≤ +125°C)

Parameter	Symbol		15ns		17ns		20ns		25ns		35ns		45ns		55ns		Units
	JEDEC	Alt.	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
Write Cycle Time	t <sub>AVAV</sub>	t <sub>WC</sub>	15		17		20		25		35		45		55		ns
Chip Enable to End of Write	t <sub>ELWH</sub>	t <sub>CW</sub>	13		14		15		17		25		30		50		ns
	t <sub>ELEH</sub>	t <sub>CW</sub>	13		14		15		17		25		30		50		ns
Address Setup Time	t <sub>AVWL</sub>	t <sub>AS</sub>	0		0		0		0		0		0		0		ns
	t <sub>AVEL</sub>	t <sub>AS</sub>	0		0		0		0		0		0		0		ns
Address Valid to End of Write	t <sub>AVWH</sub>	t <sub>AW</sub>	13		14		15		17		25		30		50		ns
	t <sub>AVEH</sub>	t <sub>AW</sub>	13		14		15		17		25		30		50		ns
Write Pulse Width	t <sub>WLWH</sub>	t <sub>WP</sub>	13		14		15		17		25		30		45		ns
	t <sub>WLEH</sub>	t <sub>WP</sub>	13		14		15		17		25		30		45		ns
Write Recovery Time	t <sub>WHAX</sub>	t <sub>WR</sub>	0		0		0		0		0		0		0		ns
	t <sub>EHAX</sub>	t <sub>WR</sub>	0		0		0		0		0		0		0		ns
Data Hold Time	t <sub>WHDX</sub>	t <sub>DH</sub>	0		0		0		0		0		0		0		ns
	t <sub>EHDX</sub>	t <sub>DH</sub>	0		0		0		0		0		0		0		ns
Write to Output in High Z (1)	t <sub>WLOZ</sub>	t <sub>WHZ</sub>	0	8	0	8	0	8	0	10	0	25	0	30	0	30	ns
Data to Write Time	t <sub>DVWH</sub>	t <sub>DW</sub>	8		8		10		12		20		25		40		ns
	t <sub>DVEH</sub>	t <sub>DW</sub>	8		8		10		12		20		25		30		ns
Output Active from End of Write (1)	t <sub>WHQX</sub>	t <sub>WLZ</sub>	0		0		0		0		0		0		0		ns

1. This parameter is guaranteed by design but not tested.



FIG. 2 TIMING WAVEFORM - READ CYCLE




FIG. 3 WRITE CYCLE - WE# CONTROLLED







FIG. 4 WRITE CYCLE - CS# CONTROLLED




**DATA RETENTION CHARACTERISTICS (EDI88512LPA ONLY)** $(-55^{\circ}\text{C} \leq T_A \leq +125^{\circ}\text{C})$ 


Characteristic	Sym	Conditions	Min	Typ	Max	Units
<b>Low Power Version only</b>						
Data Retention Voltage	$V_{CC}$	$V_{CC} = 2.0\text{V}$	2	-	-	V
Data Retention Quiescent Current	$I_{CCDR}$	$CS\# \geq V_{CC} - 0.2\text{V}$	-	-	2	mA
Chip Disable to Data Retention Time	$t_{CDR}$	$V_{IN} \geq V_{CC} - 0.2\text{V}$	0	-	-	ns
Operation Recovery Time	$T_R$	or $V_{IN} \leq 0.2\text{V}$	$t_{AVAV}$	-	-	ns

**FIG. 5 DATA RETENTION - CS# CONTROLLED**


DATA RETENTION, CS# CONTROLLED




**PACKAGE 9: 32 LEAD SIDEBRAZED CERAMIC DIP, SMD 5962-95600XXMXA**




**PACKAGE 326: 32 LEAD SIDEBRAZED CERAMIC DIP**




**PACKAGE 140: 32 LEAD CERAMIC SOJ, SMD 5962-95600XXMUA**






**PACKAGE 316: 36 PIN CERAMIC FLATPACK, SMD 5962-95600XXMTA**




ALL DIMENSIONS ARE IN INCHES

**PACKAGE 321: 32 PIN THINPACK™ FLATPACK, SMD 5962-95600XXMYA**



ALL DIMENSIONS ARE IN INCHES


**PACKAGE 344: 32 PIN CERAMIC FLATPACK, SMD 5962-95600XXM9A**



ALL DIMENSIONS ARE IN INCHES




**PACKAGE 327: 36 LEAD CERAMIC SOJ, SMD 5962-95600XXMMA**




ALL DIMENSIONS ARE IN INCHES

**PACKAGE 502: 36 LEAD CERAMIC LCC, SMD 5962-95600XXMNA (PENDING)**



ALL DIMENSIONS ARE IN INCHES





ORDERING INFORMATION

