



3.3V CMOS 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER, DUAL 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16903

FEATURES:

- 0.5 MICRON CMOS Technology
- Typical $t_{SK(0)}$ (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;
> 200V using machine model (C = 200pF, R = 0)
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,
and 0.40mm pitch TVSOP packages
- Extended commercial range of -40°C to $+85^{\circ}\text{C}$
- $V_{CC} = 3.3\text{V} \pm 0.3\text{V}$, Normal Range
- $V_{CC} = 2.7\text{V}$ to 3.6V , Extended Range
- $V_{CC} = 2.5\text{V} \pm 0.2\text{V}$
- CMOS power levels (0.4W typ. static)
- Rail-to-Rail output swing for increased noise margin

Drive Features for ALVCH16903:

- High Output Drivers: $\pm 24\text{mA}$
- Suitable for heavy loads

APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
$V_{TERM(2)}$	Terminal Voltage with Respect to GND	-0.5 to $+4.6$	V
$V_{TERM(3)}$	Terminal Voltage with Respect to GND	-0.5 to $V_{CC} + 0.5$	V
TSTG	Storage Temperature	-65 to $+150$	$^{\circ}\text{C}$
IOUT	DC Output Current	-50 to $+50$	mA
I _{IK}	Continuous Clamp Current, $V_I < 0$ or $V_I > V_{CC}$	± 50	mA
I _{OK}	Continuous Clamp Current, $V_O < 0$	-50	mA
I _{CC} I _{SS}	Continuous Current through each V_{CC} or GND	± 100	mA

NEW16link

NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2. V_{CC} terminals.
3. All terminals except V_{CC} .

DESCRIPTION:

This 12-bit universal bus driver is built using advanced dual metal CMOS technology. This device has dual outputs and can operate as a buffer or an edge-triggered register. In both modes, parity is checked on $\overline{\text{APAR}}$, which arrives one cycle after the data to which it applies. The $\overline{\text{YERR}}$ output, which is produced one cycle after $\overline{\text{APAR}}$, is open drain.


MODE selects one of the two data paths. When MODE is low, the device operates as an edge-triggered register. On the positive transition of the clock (CLK) input and when the clock-enable ($\overline{\text{CLKEN}}$) input is low, data setup at the A inputs is stored in the internal registers. On the positive transition of CLK and when $\overline{\text{CLKEN}}$ is high, only data setup at the 9A-12A inputs is stored in their internal registers. When MODE is high, the device operates as a buffer and data at the A inputs passes directly to the outputs. The 11A/ $\overline{\text{YERR}}$ EN serves a dual purpose; it acts as a normal data bit and also enables $\overline{\text{YERR}}$ data to be clocked into the $\overline{\text{YERR}}$ output register.

When used as a single device, parity output enable ($\overline{\text{PAROE}}$) must be tied high; when parity input/output ($\overline{\text{PARI/O}}$) is low, even parity is selected and when $\overline{\text{PARI/O}}$ is high, odd parity is selected. When used in pairs and $\overline{\text{PAROE}}$ is low, the parity sum is output on $\overline{\text{PARI/O}}$ for cascading to the second ALVCH16903. When used in pairs and $\overline{\text{PAROE}}$ is high, $\overline{\text{PARI/O}}$ accepts a partial parity sum from the first ALVCH16903.

A buffered output-enable ($\overline{\text{OE}}$) input can be used to place the 24 outputs and $\overline{\text{YERR}}$ in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The ALVCH16903 has been designed with a $\pm 24\text{mA}$ output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16903 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high-impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.



FUNCTION TABLES⁽¹⁾

FUNCTION

Inputs					Outputs	
OE	MODE	CLKEN	CLK	A	1Y _X -18Y _X	9Y _X -12Y _X
L	L	L	↑	H	H	H
L	L	L	↑	L	L	L
L	L	H	↑	H	Y ₀	H
L	L	H	↑	L	Y ₀	L
L	H	X	X	H	H	H
L	H	X	X	L	L	L
H	X	X	X	X	Z	Z

PARITY FUNCTION TABLE

Inputs					Output	
OE	PAROE ⁽²⁾	11A/YERREN ⁽³⁾	PARI/O	Σ OF INPUTS 1A-10A= H	APAR	YERR
L	H	L	L	0, 2, 4, 6, 8, 10	L	H
L	H	L	L	1, 3, 5, 7, 9	L	L
L	H	L	L	0, 2, 4, 6, 8, 10	H	L
L	H	L	L	1, 3, 5, 7, 9	H	H
L	H	L	H	0, 2, 4, 6, 8, 10	L	L
L	H	L	H	1, 3, 5, 7, 9	L	H
L	H	L	H	0, 2, 4, 6, 8, 10	H	H
L	H	L	H	1, 3, 5, 7, 9	H	L
H	X	X	X	X	X	H
L	X	H	X	X	X	H

NOTES:
1. H = HIGH Voltage Level
L = LOW Voltage Level
Y₀ = Level of Y before the indicated steady-state input conditions were established
X = Don't Care
Z = High-Impedance
↑ = LOW-to-HIGH Transition

2. When used as a single device, PAROE must be tied high
3. Valid after appropriate number of clock pulses have set internal register

PARI/O FUNCTION TABLE⁽¹⁾

Inputs			Output PARI/O
$\overline{\text{PAROE}}$	Σ OF INPUTS 1A-10A = H	APAR	
L	0, 2, 4, 6, 8, 10	L	L
L	1, 3, 5, 7, 9	L	H
L	0, 2, 4, 6, 8, 10	H	H
L	1, 3, 5, 7, 9	H	L
H	X	X	Z

NOTE:

- This table applies to the first device of a cascaded pair of ALVCH16903 devices.

PIN DESCRIPTION

Pin Names	I/O	Description
1A-12A	I	Data Inputs ⁽¹⁾
1Y1-12Y2	O	3-State Data Outputs
CLK	I	Clock Input
$\overline{\text{CLKEN}}$	I	Clock Enable Input (active low)
MODE	I	Select Pin
$\overline{\text{YERREN}}$	—	Error Signal Output Enable (active low)
$\overline{\text{PAROE}}$	I	Parity Output Enable (active low)
PARI/O	I/O	Parity Input/Output
$\overline{\text{YERR}}$	O	Error Signal (open drain)
$\overline{\text{OE}}$	I	Output Enable Input (active low)
APAR	I	Parity Input

NOTE:

- These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

CAPACITANCE ($T_A = +25^\circ\text{C}$, $f = 1.0\text{MHz}$)


Symbol	Parameter ⁽¹⁾	Conditions	Typ.	Max.	Unit
C_{IN}	Input Capacitance	$V_{IN} = 0V$	5	7	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0V$	7	9	pF
$C_{I/O}$	I/O Port Capacitance	$V_{IN} = 0V$	7	9	pF

NEW16link

NOTE:

- As applicable to the device type.

PIN CONFIGURATION



SSOP/
TSSOP/TVSOP
TOP VIEW

DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = – 40° C to +85° C

Symbol	Parameter	Test Conditions		Min.	Typ. ⁽¹⁾	Max.	Unit
VIH	Input HIGH Voltage Level	VCC = 2.3V to 2.7V		1.7	—	—	V
		VCC = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	VCC = 2.3V to 2.7V		—	—	0.7	V
		VCC = 2.7V to 3.6V		—	—	0.8	
I _{IH}	Input HIGH Current	VCC = 3.6V	V _I = VCC	—	—	± 5	μA
I _{IL}	Input LOW Current	VCC = 3.6V	V _I = GND	—	—	± 5	
I _{OZH}	High Impedance Output Current (3-State Output pins)	VCC = 3.6V	V _O = VCC	—	—	± 10	μA
I _{OZL}			V _O = GND	—	—	± 10	μA
I _{OH}	$\overline{\text{YERR}}$ Output	VCC = 0V to 3.6V	V _O = VCC	—	—	± 10	μA
I _{OZ} ⁽²⁾		VCC = 3.6V	V _O = VCC or GND	—	—	± 10	μA
V _{IK}	Clamp Diode Voltage	VCC = 2.3V, I _{IN} = – 18mA		—	– 0.7	– 1.2	V
V _H	Input Hysteresis	VCC = 3.3V		—	100	—	mV
I _{CC1} I _{CC2} I _{CC3}	Quiescent Power Supply Current	VCC = 3.6V V _{IN} = GND or VCC		—	0.1	40	μA
ΔI _{CC}	Quiescent Power Supply Current Variation	One input at VCC – 0.6V, other inputs at VCC or GND		—	—	750	μA
C _i	Control Inputs	VCC = 3.3V	V _I = VCC or GND	—	5.5	—	pF
	Data Inputs			—	5.5	—	
C _o	$\overline{\text{YERR}}$ Output	VCC = 3.3V	V _O = VCC or GND	—	5	—	pF
	Data Outputs			—	6	—	
C _{IO}	PAR _{I/O}	VCC = 3.3V	V _O = VCC or GND	—	7	—	pF

NOTES:

- Typical values are at VCC = 3.3V, +25° C ambient.
- For I/O ports, the parameter I_{OZ} includes the input leakage current.

BUS-HOLD CHARACTERISTICS

Symbol	Parameter ⁽¹⁾	Test Conditions		Min.	Typ. ⁽²⁾	Max.	Unit
I _{BHH} I _{BHL}	Bus-Hold Input Sustain Current	VCC = 3.0V	V _I = 2.0V	– 75	—	—	μA
			V _I = 0.8V	75	—	—	
I _{BHH} I _{BHL}	Bus-Hold Input Sustain Current	VCC = 2.3V	V _I = 1.7V	– 45	—	—	μA
			V _I = 0.7V	45	—	—	
I _{BHHO} I _{BHLO}	Bus-Hold Input Overdrive Current	VCC = 3.6V	V _I = 0 to 3.6V	—	—	± 500	μA

NOTES:

- Pins with Bus-hold are identified in the pin description.
- Typical values are at VCC = 3.3V, +25° C ambient.

NEW16link

OUTPUT DRIVE CHARACTERISTICS xYx PORTS

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	Output HIGH Voltage	VCC = 2.3V to 3.6V	IOH = - 0.1mA	VCC - 0.2	—	V
		VCC = 2.3V	IOH = - 6mA	2	—	
		VCC = 2.3V	IOH = - 12mA	1.7	—	
		VCC = 2.7V		2.2	—	
		VCC = 3V		2.4	—	
		VCC = 3V	IOH = - 24mA	2	—	
VOL	Output LOW Voltage	VCC = 2.3V to 3.6V	IOL = 0.1mA	—	0.2	V
		VCC = 2.3V	IOL = 6mA	—	0.4	
			IOL = 12mA	—	0.7	
		VCC = 2.7V	IOL = 12mA	—	0.4	
		VCC = 3V	IOL = 24mA	—	0.55	
IOH	High-Level Output Current	VCC = 2.3V	Y Port	—	-12	mA
		VCC = 2.7V		—	-12	
		VCC = 3V	PARI/O	—	-12	
			Y Port	—	-24	
IOL	Low-Level Output Current	VCC = 2.3V	Y Port	—	12	mA
		VCC = 2.7V		—	12	
		VCC = 3V	PARI/O	—	12	
			Y Port	—	24	
			YERR Output	—	24	

OUTPUT DRIVE CHARACTERISTICS FOR YERR AND PARI/O

Symbol	Parameter	Test Conditions ⁽¹⁾		Min.	Max.	Unit
VOH	PARI/O	VCC = 3V	IOH = - 12mA	2	—	V
VOL	PARI/O	VCC = 3V	IOL = 12mA	—	0.55	V
VOL	YERR Output only	VCC = 3V	IOL = 24mA	—	0.5	V

NOTE:

1. VIH and VIL must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate VCC range. TA = - 40°C to + 85°C.

OPERATING CHARACTERISTICS FOR BUFFER MODE, $T_A = 25^\circ\text{C}$

Symbol	Parameter	Test Conditions	Vcc = 2.5V $\pm$ 0.2V	Vcc = 3.3V $\pm$ 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	57.5	65	pF
	Power Dissipation Capacitance Outputs disabled		15	17.5	

OPERATING CHARACTERISTICS FOR REGISTER MODE, $T_A = 25^\circ\text{C}$

Symbol	Parameter	Test Conditions	VCC = 2.5V $\pm$ 0.2V	VCC = 3.3V $\pm$ 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	57	87.5	pF
	Power Dissipation Capacitance Outputs disabled		16.5	34	

SIMULTANEOUS SWITCHING CHARACTERISTICS (1)

Parameter		From (Input)	To (Output)	Vcc = 2.5V $\pm$ 0.2V		Vcc = 2.7V		Vcc = 3.3V $\pm$ 0.3V		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
tPLH	Register mode	CLK	Y	1.8	6.5		6.1	1.8	5	ns
tPHL				1.4	5.9		5.1	1.7	4.5	

NOTE:

1. All outputs switching.

SWITCHING CHARACTERISTICS ⁽¹⁾

Symbol	Parameter	V _{CC} = 2.5V ± 0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
f _{MAX}		125	—	125	—	125	—	MHz
t _{PLH} t _{PHL}	Propagation Delay, Buffer Mode xA to xYx	1	4.4	—	4.2	1.1	3.8	ns
t _{PLH} t _{PHL}	Propagation Delay, Both Modes CLK to YERR	1	5.7	—	4.9	1.4	4.4	ns
t _{PLH} t _{PHL}	Propagation Delay, Both Modes CLK to PARI/O	1.2	8.6	—	7.9	1.7	6.6	ns
t _{PLH} t _{PHL}	Propagation Delay, Both Modes ⁽²⁾ CLK to PARI/O	1	6.8	—	5.2	1.3	4.5	ns
t _{PLH} t _{PHL}	Propagation Delay, Both Modes Mode to xYx	1	5.9	—	5.8	1.3	4.9	ns
t _{PLH} t _{PHL}	Propagation Delay, Register Mode CLK to xYx	1	6.1	—	5.5	1.2	4.8	ns
t _{PLH} t _{PHL}	Propagation Delay, Register Mode CLK to xYx	1	5.9	—	4.9	1.2	4.6	ns
t _{PLH} t _{PHL}	Propagation Delay, Both Modes OE to YERR	1	3.6	—	4.2	1.9	4	ns
t _{PLH} t _{PHL}	Propagation Delay, Both Modes OE to YERR	1.2	5.1	—	4.9	1.5	4.2	ns
t _{PZH} t _{PZL}	Output Enable Time, Both Modes OE to xYx	1.1	6.5	—	6.4	1.4	5.4	ns
t _{PZH} t _{PZL}	Output Enable Time, Both Modes PAROE to PARI/O	1	5.6	—	6	1	4.8	ns
t _{PHZ} t _{PLZ}	Output Disable Time, Both Modes OE to xYx	1	6.4	—	5.2	1.7	5	ns
t _{PHZ} t _{PLZ}	Output Disable Time, Both Modes PAROE to PARI/O	1	3.2	—	3.8	1.2	3.8	ns
t _{SU}	Set-up Time, Register Mode 1A-12A before CLK↑	1.7	—	1.9	—	1.45	—	ns
t _{SU}	Set-up Time, Buffer Mode 1A to 10A before CLK↑	5.9	—	5.2	—	4.4	—	ns
t _{SU}	Set-up Time, Register Mode APAR before CLK↑	1.2	—	1.5	—	1.3	—	ns
t _{SU}	Set-up Time, Buffer Mode APAR before CLK↑	4.6	—	3.6	—	3.1	—	ns
t _{SU}	Set-up Time, Both Modes PARI/O before CLK↑	2.4	—	2	—	1.7	—	ns
t _{SU}	Set-up Time, Buffer Mode 11A/YERREN before CLK↑	2	—	1.9	—	1.6	—	ns
t _{SU}	Set-up Time, Register Mode CLKEN before CLK↑	2.5	—	2.6	—	2.2	—	ns
t _H	Hold Time, Register Mode 1A-12A after CLK↑	0.4	—	0.25	—	0.55	—	ns
t _H	Hold Time, Buffer Mode 1A-10A after CLK↑	0.25	—	0.25	—	0.25	—	ns
t _H	Hold Time, Register Mode APAR after CLK↑	0.7	—	0.4	—	0.7	—	ns
t _H	Hold Time, Buffer Mode APAR after CLK↑	0.25	—	0.25	—	0.25	—	ns
t _H	Hold Time, Register Mode PARI/O after CLK↑	0.25	—	0.25	—	0.4	—	ns

SWITCHING CHARACTERISTICS ⁽¹⁾ (CONTINUED)

Symbol	Parameter	V _{CC} = 2.5V ± 0.2V		V _{CC} = 2.7V		V _{CC} = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t _H	Hold Time, Buffer Mode PAR/O after CLK↑	0.25	—	0.25	—	0.5	—	ns
t _H	Hold Time, Buffer Mode 11A/YERREN after CLK↑	0.25	—	0.25	—	0.4	—	ns
t _H	Hold Time, Register Mode CLKEN after CLK↑	0.25	—	0.5	—	0.4	—	ns
t _w	Pulse Width, CLK↑	3	—	3	—	3	—	ns
t _{SK(O)}	Output Skew ⁽³⁾	—	—	—	—	—	500	ps


TEST CIRCUITS AND WAVEFORMS:

TEST CONDITIONS

Symbol	Vcc(1)= 3.3V±0.3V	Vcc(1)= 2.7V	Vcc(2)= 2.5V±0.2V	Unit
V _{LOAD}	6	6	2 x V _{cc}	V
V _{IH}	2.7	2.7	V _{cc}	V
V _T	1.5	1.5	V _{cc} / 2	V
V _{LZ}	300	300	150	mV
V _{HZ}	300	300	150	mV
C _L	50	50	30	pF

NEW16link

TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:

C_L= Load capacitance: includes jig and probe capacitance.
R_T= Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_f ≤ 2.5ns; t_r ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t_f ≤ 2ns; t_r ≤ 2ns.

SWITCH POSITION:

Test	Switch
Open Drain Disable Low Enable Low	V _{LOAD}
Disable High Enable High	GND
All Other tests	Open

NEW16link

OUTPUT SKEW - t_{sk} (x)




$$t_{sk}(x) = |t_{PLH2} - t_{PLH1}| \text{ or } |t_{PHL2} - t_{PHL1}|$$

ALVC Link

NOTES:


1. For t_{sk}(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t_{sk}(b) OUTPUT1 and OUTPUT2 are in the same bank.

PROPAGATION DELAY



ALVC Link

ENABLE AND DISABLE TIMES




ALVC Link

NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SET-UP, HOLD, AND RELEASE TIMES



ALVC Link

PULSE WIDTH




ALVC Link

TEST CIRCUITS AND WAVEFORMS:


TEST CONDITIONS

Symbol	$V_{CC}^{(1)} = 2.5V \pm 0.2V$	Unit
V_{LOAD}	$2 \times V_{CC}$	V
V_{IH}	V_{CC}	V
V_T	$V_{CC}/2$	V
V_{LZ}	150	mV
V_{HZ}	150	mV
C_L	30	pF

PROPAGATION DELAY



TEST CIRCUITS FOR ALL OUTPUTS



DEFINITIONS:


C_L = Load capacitance: includes jig and probe capacitance.

R_T = Termination resistance: should be equal to Z_{OUT} of the Pulse Generator.

NOTE:

1. Pulse Generator for All Pulses: Rate $\leq 10\text{MHz}$; $t_F \leq 2\text{ns}$; $t_R \leq 2\text{ns}$.

ENABLE AND DISABLE TIMES



NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

SWITCH POSITION:


Test	Switch
Open Drain	V_{LOAD}
Disable Low	V_{LOAD}
Enable Low	V_{LOAD}
Disable High	GND
Enable High	GND
All Other tests	Open






NEW16link

SET-UP, HOLD, AND RELEASE TIMES



PULSE WIDTH





PARAMETER MEASUREMENT INFORMATION **$V_{CC} = 2.7V$ AND $3.3V \pm 0.3V$** **LOAD CIRCUIT****VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES****VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES****VOLTAGE WAVEFORMS
PULSE DURATION****VOLTAGE WAVEFORMS ENABLE
AND DISABLE TIMES****NOTES:**

1. C_L includes probe and jig capacitance.
2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
3. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
4. The outputs are measured one at a time with one transition per measurement.
5. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
6. t_{PZL} and t_{PZH} are the same as t_{en} .
7. t_{PLH} and t_{PHL} are the same as t_{pd} .
8. t_{PHL} is measured at 1.5V.
9. t_{PLH} is measured at $V_{OL} + 0.3V$.

LOAD CIRCUIT AND VOLTAGE WAVEFORMS


$$V_{CC} = 2.7V \text{ AND } 3.3V \pm 0.3V$$

**PARI/O LOAD CIRCUIT****NOTE:**

1. C_L includes probe and jig capacitance.





PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5V \pm 0.2V$

**LOAD CIRCUIT**

TEST	S1
t_{pd} t_{PLZ}/t_{PZL} t_{PHZ}/t_{PZH}	Open $2 \times V_{CC}$ GND


YERR	S1
t_{PHL} (see Note 8) t_{PLH} (see Note 9)	$2 \times V_{CC}$ $2 \times V_{CC}$

**VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES****VOLTAGE WAVEFORMS
PULSE DURATION****VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES****VOLTAGE WAVEFORMS ENABLE
AND DISABLE TIMES****NOTES:**


- C_L includes probe and jig capacitance.
- Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_O = 50\Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
- The outputs are measured one at a time with one transition per measurement.
- t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- t_{PZL} and t_{PZH} are the same as t_{en} .
- t_{PLH} and t_{PHL} are the same as t_{pd} .
- t_{PHL} is measured at $V_{CC}/2$.
- t_{PLH} is measured at $V_{OL} + 0.15V$.

PARAMETER MEASUREMENT INFORMATION

$V_{CC} = 2.5V \pm 0.2V$




LOAD CIRCUIT




VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTES:

1. CL includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_o = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.
3. t_{PLH} and t_{PHL} are the same as t_{pd} .



LOAD CIRCUIT



VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

NOTES:

1. CL includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10 \text{ MHz}$, $Z_o = 50 \Omega$, $t_r \leq 2 \text{ ns}$, $t_f \leq 2 \text{ ns}$.

ORDERING INFORMATION

IDT	XX	ALVC	X	XXX	XXX	XX	
	Temp. Range		Bus-Hold	Family	Device Type	Package	
						PV	Shrink Small Outline Package (SO56-1)
						PA	Thin Shrink Small Outline Package (SO56-2)
						PF	Thin Very Small Outline Package (SO56-3)
						903	12-Bit Universal Bus Driver with Parity Checker
						16	Double-Density with Resistors, $\pm 24\text{mA}$
						H	Bus-Hold
						74	-40 °C to +85 °C



CORPORATE HEADQUARTERS
 2975 Stender Way
 Santa Clara, CA 95054

for SALES:
 800-345-7015 or 408-727-6116
 fax: 408-492-8674
www.idt.com*

*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.
 The IDT logo is a registered trademark of Integrated Device Technology, Inc.