



## 3.3V CMOS 12-BIT UNIVERSAL BUS DRIVER WITH PARITY CHECKER, DUAL 3-STATE OUTPUTS AND BUS-HOLD

IDT74ALVCH16903

### FEATURES:

- 0.5 MICRON CMOS Technology
- Typical  $t_{sk(0)}$  (Output Skew) < 250ps
- ESD > 2000V per MIL-STD-883, Method 3015;  
> 200V using machine model ( $C = 200\text{pF}$ ,  $R = 0$ )
- 0.635mm pitch SSOP, 0.50mm pitch TSSOP,  
and 0.40mm pitch TVSOP packages
- Extended commercial range of  $-40^\circ\text{C}$  to  $+85^\circ\text{C}$
- $V_{cc} = 3.3\text{V} \pm 0.3\text{V}$ , Normal Range
- $V_{cc} = 2.7\text{V}$  to  $3.6\text{V}$ , Extended Range
- $V_{cc} = 2.5\text{V} \pm 0.2\text{V}$
- CMOS power levels ( $0.4\mu\text{W}$  typ. static)
- Rail-to-Rail output swing for increased noise margin

### Drive Features for ALVCH16903:

- High Output Drivers:  $\pm 24\text{mA}$
- Suitable for heavy loads

### APPLICATIONS:

- 3.3V High Speed Systems
- 3.3V and lower voltage computing systems

### DESCRIPTION:

This 12-bit universal bus driver is built using advanced dual metal CMOS technology. This device has dual outputs and can operate as a buffer or an edge-triggered register. In both modes, parity is checked on APAR, which arrives one cycle after the data to which it applies. The YERR output, which is produced one cycle after APAR, is open drain.

MODE selects one of the two data paths. When MODE is low, the device operates as an edge-triggered register. On the positive transition of the clock (CLK) input and when the clock-enable ( $\overline{CLKEN}$ ) input is low, data setup at the A inputs is stored in the internal registers. On the positive transition of CLK and when CLKEN is high, only data setup at the 9A-12A inputs is stored in their internal registers. When MODE is high, the device operates as a buffer and data at the A inputs passes directly to the outputs. The 11A/YERREN serves a dual purpose; it acts as a normal data bit and also enables YERR data to be clocked into the YERR output register.

When used as a single device, parity output enable (PAROE) must be tied high; when parity input/output (PARI/O) is low, even parity is selected and when PARI/O is high, odd parity is selected. When used in pairs and PAROE is low, the parity sum is output on PARI/O for cascading to the second ALVCH16903. When used in pairs and PAROE is high, PARI/O accepts a partial parity sum from the first ALVCH16903.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the 24 outputs and YERR in either a normal logic state (high or low logic levels) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus lines without need for interface or pullup components.

The ALVCH16903 has been designed with a  $\pm 24\text{mA}$  output driver. This driver is capable of driving a moderate to heavy load while maintaining speed performance.

The ALVCH16903 has "bus-hold" which retains the inputs' last state whenever the input bus goes to a high-impedance. This prevents floating inputs and eliminates the need for pull-up/down resistors.

### ABSOLUTE MAXIMUM RATING (1)

Symbol	Description	Max.	Unit
$V_{TERM}^{(2)}$	Terminal Voltage with Respect to GND	-0.5 to +4.6	V
$V_{TERM}^{(3)}$	Terminal Voltage with Respect to GND	-0.5 to $V_{cc} + 0.5$	V
T <sub>STG</sub>	Storage Temperature	-65 to +150	$^\circ\text{C}$
I <sub>OUT</sub>	DC Output Current	-50 to +50	mA
I <sub>IK</sub>	Continuous Clamp Current, $V_i < 0$ or $V_i > V_{cc}$	$\pm 50$	mA
I <sub>ok</sub>	Continuous Clamp Current, $V_o < 0$	-50	mA
I <sub>cc</sub>	Continuous Current through each $V_{cc}$ or GND	$\pm 100$	mA
I <sub>ss</sub>			

NEW! 6link


### NOTES:

1. Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.
2.  $V_{cc}$  terminals.
3. All terminals except  $V_{cc}$ .

### EXTENDED COMMERCIAL TEMPERATURE RANGE

APRIL 1999

## FUNCTIONAL BLOCK DIAGRAM

FUNCTION TABLES<sup>(1)</sup>

## FUNCTION

Inputs					Outputs	
OE	MODE	CLKEN	CLK	A	1Y <sub>X</sub> -18Y <sub>X</sub>	9Y <sub>X</sub> -12Y <sub>X</sub>
L	L	L	↑	H	H	H
L	L	L	↑	L	L	L
L	L	H	↑	H	Y <sub>0</sub>	H
L	L	H	↑	L	Y <sub>0</sub>	L
L	H	X	X	H	H	H
L	H	X	X	L	L	L
H	X	X	X	X	Z	Z

## NOTES:

1. H = HIGH Voltage Level  
L = LOW Voltage Level

Y<sub>0</sub> = Level of Y before the indicated steady-state input conditions were established

X = Don't Care

Z = High-Impedance

↑ = LOW-to-HIGH Transition

2. When used as a single device, PAROE must be tied high
3. Valid after appropriate number of clock pulses have set internal register

## PARITY FUNCTION TABLE

OE	PAROE <sup>(2)</sup>	11A/YERREN <sup>(3)</sup>	PARI/O	Inputs		Output YERR
				Σ OF INPUTS 1A-10A= H	APAR	
L	H	L	L	0, 2, 4, 6, 8, 10	L	H
L	H	L	L	1, 3, 5, 7, 9	L	L
L	H	L	L	0, 2, 4, 6, 8, 10	H	L
L	H	L	L	1, 3, 5, 7, 9	H	H
L	H	L	H	0, 2, 4, 6, 8, 10	L	L
L	H	L	H	1, 3, 5, 7, 9	L	H
L	H	L	H	0, 2, 4, 6, 8, 10	H	H
L	H	L	H	1, 3, 5, 7, 9	H	L
H	X	X	X	X	X	H
L	X	H	X	X	X	H

**PARI/O FUNCTION TABLE<sup>(1)</sup>**

Inputs		Output	
PAROE	$\Sigma$ OF INPUTS 1A-10A = H	APAR	PARI/O
L	0, 2, 4, 6, 8, 10	L	L
L	1, 3, 5, 7, 9	L	H
L	0, 2, 4, 6, 8, 10	H	H
L	1, 3, 5, 7, 9	H	L
H	X	X	Z

**NOTE:**


1. This table applies to the first device of a cascaded pair of ALVCH16903 devices.

**PIN DESCRIPTION**

Pin Names	I/O	Description
1A-12A	I	Data Inputs <sup>(1)</sup>
1Y1-12Y2	O	3-State Data Outputs
CLK	I	Clock Input
CLKEN	I	Clock Enable Input (active low)
MODE	I	Select Pin
YERREN	—	Error Signal Output Enable (active low)
PAROE	I	Parity Output Enable (active low)
PARI/O	I/O	Parity Input/Output
YERR	O	Error Signal (open drain)
OE	I	Output Enable Input (active low)
APAR	I	Parity Input

**NOTE:**

1. These pins have "Bus-Hold". All other pins are standard inputs, outputs, or I/Os.

**PIN CONFIGURATION****CAPACITANCE ( $T_A = +25^\circ\text{C}$ ,  $f = 1.0\text{MHz}$ )**

Symbol	Parameter <sup>(1)</sup>	Conditions	Typ.	Max.	Unit
$C_{IN}$	Input Capacitance	$V_{IN} = 0\text{V}$	5	7	pF
$C_{OUT}$	Output Capacitance	$V_{OUT} = 0\text{V}$	7	9	pF
$C_{I/O}$	I/O Port Capacitance	$V_{IN} = 0\text{V}$	7	9	pF

NEW16link

**NOTE:**

1. As applicable to the device type.

**SSOP/  
TSSOP/TVSOP  
TOP VIEW**

IDT74ALVCH16903

3.3V CMOS 12-BIT UNIVERSAL BUS DRIVER W/PARITY CHECKER

EXTENDED COMMERCIAL TEMPERATURE RANGE

## DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE

Following Conditions Apply Unless Otherwise Specified:

Operating Condition: TA = -40° C to +85° C

Symbol	Parameter	Test Conditions		Min.	Typ. <sup>(1)</sup>	Max.	Unit
VIH	Input HIGH Voltage Level	Vcc = 2.3V to 2.7V		1.7	—	—	V
		Vcc = 2.7V to 3.6V		2	—	—	
VIL	Input LOW Voltage Level	Vcc = 2.3V to 2.7V		—	—	0.7	V
		Vcc = 2.7V to 3.6V		—	—	0.8	
I <sub>IH</sub>	Input HIGH Current	Vcc = 3.6V	Vi = Vcc	—	—	± 5	µA
I <sub>IL</sub>	Input LOW Current	Vcc = 3.6V	Vi = GND	—	—	± 5	µA
I <sub>OZH</sub>	High Impedance Output Current (3-State Output pins)	Vcc = 3.6V	Vo = Vcc	—	—	± 10	µA
I <sub>OZL</sub>			Vo = GND	—	—	± 10	µA
I <sub>OH</sub>	YERR Output	Vcc = 0V to 3.6V	Vo = Vcc	—	—	± 10	µA
I <sub>OZ</sub> <sup>(2)</sup>		Vcc = 3.6V	Vo = Vcc or GND	—	—	± 10	µA
V <sub>IK</sub>	Clamp Diode Voltage	Vcc = 2.3V, I <sub>IN</sub> = -18mA		—	-0.7	-1.2	V
V <sub>H</sub>	Input Hysteresis	Vcc = 3.3V		—	100	—	mV
I <sub>CCL</sub> I <sub>CCH</sub> I <sub>CCZ</sub>	Quiescent Power Supply Current	Vcc = 3.6V VIN = GND or Vcc		—	0.1	40	µA
ΔI <sub>CC</sub>	Quiescent Power Supply Current Variation	One input at Vcc - 0.6V, other inputs at Vcc or GND		—	—	750	µA
Ci	Control Inputs	Vcc = 3.3V	Vi = Vcc or GND	—	5.5	—	pF
	Data Inputs			—	5.5	—	
Co	YERR Output	Vcc = 3.3V	Vo = Vcc or GND	—	5	—	pF
	Data Outputs			—	6	—	
C <sub>IO</sub>	PARI/O	Vcc = 3.3V	Vo = Vcc or GND	—	7	—	pF

### NOTES:

1. Typical values are at Vcc = 3.3V, +25°C ambient.
2. For I/O ports, the parameter loz includes the input leakage current.

## BUS-HOLD CHARACTERISTICS

Symbol	Parameter <sup>(1)</sup>	Test Conditions		Min.	Typ. <sup>(2)</sup>	Max.	Unit
IBHH	Bus-Hold Input Sustain Current	Vcc = 3.0V	Vi = 2.0V	-75	—	—	µA
			Vi = 0.8V	75	—	—	
IBHL	Bus-Hold Input Sustain Current	Vcc = 2.3V	Vi = 1.7V	-45	—	—	µA
			Vi = 0.7V	45	—	—	
IBHHO	Bus-Hold Input Overdrive Current	Vcc = 3.6V	Vi = 0 to 3.6V	—	—	± 500	µA
IBHLO							NEW16link

### NOTES:

1. Pins with Bus-hold are identified in the pin description.
2. Typical values are at Vcc = 3.3V, +25°C ambient.

IDT74ALVCH16903

3.3V CMOS 12-BIT UNIVERSAL BUS DRIVER W/PARITY CHECKER

EXTENDED COMMERCIAL TEMPERATURE RANGE

**OUTPUT DRIVE CHARACTERISTICS xYx PORTS**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	Output HIGH Voltage	Vcc = 2.3V to 3.6V	I <sub>OH</sub> = - 0.1mA	Vcc - 0.2	—	V
		Vcc = 2.3V	I <sub>OH</sub> = - 6mA	2	—	
		Vcc = 2.3V	I <sub>OH</sub> = - 12mA	1.7	—	
		Vcc = 2.7V		2.2	—	
		Vcc = 3V		2.4	—	
		Vcc = 3V	I <sub>OH</sub> = - 24mA	2	—	
VOL	Output LOW Voltage	Vcc = 2.3V to 3.6V	I <sub>OL</sub> = 0.1mA	—	0.2	V
		Vcc = 2.3V	I <sub>OL</sub> = 6mA	—	0.4	
		Vcc = 2.3V	I <sub>OL</sub> = 12mA	—	0.7	
		Vcc = 2.7V	I <sub>OL</sub> = 12mA	—	0.4	
		Vcc = 3V	I <sub>OL</sub> = 24mA	—	0.55	
I <sub>OH</sub>	High-Level Output Current	Vcc = 2.3V	Y Port	—	-12	mA
		Vcc = 2.7V		—	-12	
		Vcc = 3V	PARI/O	—	-12	
		Vcc = 3V	Y Port	—	-24	
I <sub>OL</sub>	Low-Level Output Current	Vcc = 2.3V	Y Port	—	12	mA
		Vcc = 2.7V		—	12	
		Vcc = 3V	PARI/O	—	12	
		Vcc = 3V	Y Port	—	24	
		Vcc = 3V	YERR Output	—	24	

**OUTPUT DRIVE CHARACTERISTICS FOR YERR AND PARI/O**

Symbol	Parameter	Test Conditions <sup>(1)</sup>		Min.	Max.	Unit
VOH	PARI/O	Vcc = 3V	I <sub>OH</sub> = - 12mA	2	—	V
VOL	PARI/O	Vcc = 3V	I <sub>OL</sub> = 12mA	—	0.55	V
VOL	YERR Output only	Vcc = 3V	I <sub>OL</sub> = 24mA	—	0.5	V

**NOTE:**

1. V<sub>IH</sub> and V<sub>IL</sub> must be within the min. or max. range shown in the DC ELECTRICAL CHARACTERISTICS OVER OPERATING RANGE table for the appropriate Vcc range. TA = - 40°C to + 85°C.

IDT74ALVCH16903

3.3V CMOS 12-BIT UNIVERSAL BUS DRIVER W/PARITY CHECKER

EXTENDED COMMERCIAL TEMPERATURE RANGE

**OPERATING CHARACTERISTICS FOR BUFFER MODE, TA = 25°C**

Symbol	Parameter	Test Conditions	Vcc = 2.5V ± 0.2V	Vcc = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	57.5	65	pF
	Power Dissipation Capacitance Outputs disabled		15	17.5	

**OPERATING CHARACTERISTICS FOR REGISTER MODE, TA = 25°C**

Symbol	Parameter	Test Conditions	VCC = 2.5V ± 0.2V	VCC = 3.3V ± 0.3V	Unit
			Typical	Typical	
CPD	Power Dissipation Capacitance Outputs enabled	CL = 0pF, f = 10Mhz	57	87.5	pF
	Power Dissipation Capacitance Outputs disabled		16.5	34	

**SIMULTANEOUS SWITCHING CHARACTERISTICS (1)**

Parameter		From (Input)	To (Output)	Vcc = 2.5V ± 0.2V		Vcc = 2.7V		Vcc = 3.3V ± 0.3V		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
tPLH	Register mode	CLK	Y	1.8	6.5		6.1	1.8	5	ns
				1.4	5.9		5.1	1.7	4.5	

## NOTE:

1. All outputs switching.

## SWITCHING CHARACTERISTICS (1)

Symbol	Parameter	Vcc = 2.5V ± 0.2V		Vcc = 2.7V		Vcc = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
t <sub>MAX</sub>		125	—	125	—	125	—	MHz
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Buffer Mode xA to xYx	1	4.4	—	4.2	1.1	3.8	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Both Modes CLK to YERR	1	5.7	—	4.9	1.4	4.4	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Both Modes CLK to PARI/O	1.2	8.6	—	7.9	1.7	6.6	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Both Modes (2) CLK to PARI/O	1	6.8	—	5.2	1.3	4.5	ns
t <sub>PLH</sub> t <sub>PHL</sub>	Propagation Delay, Both Modes Mode to xYx	1	5.9	—	5.8	1.3	4.9	ns
t <sub>PLH</sub>	Propagation Delay, Register Mode	1	6.1	—	5.5	1.2	4.8	ns
t <sub>PHL</sub>	CLK to xYx	1	5.9	—	4.9	1.2	4.6	ns
t <sub>PLH</sub>	Propagation Delay, Both Modes OE to YERR	1	3.6	—	4.2	1.9	4	ns
t <sub>PHL</sub>	Propagation Delay, Both Modes OE to YERR	1.2	5.1	—	4.9	1.5	4.2	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time, Both Modes OE to xYx	1.1	6.5	—	6.4	1.4	5.4	ns
t <sub>PZH</sub> t <sub>PZL</sub>	Output Enable Time, Both Modes PAROE to PARI/O	1	5.6	—	6	1	4.8	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time, Both Modes OE to xYx	1	6.4	—	5.2	1.7	5	ns
t <sub>PHZ</sub> t <sub>PLZ</sub>	Output Disable Time, Both Modes PAROE to PARI/O	1	3.2	—	3.8	1.2	3.8	ns
tsu	Set-up Time, Register Mode 1A-12A before CLK↑	1.7	—	1.9	—	1.45	—	ns
tsu	Set-up Time, Buffer Mode 1A to 10A before CLK↑	5.9	—	5.2	—	4.4	—	ns
tsu	Set-up Time, Register Mode APAR before CLK↑	1.2	—	1.5	—	1.3	—	ns
tsu	Set-up Time, Buffer Mode APAR before CLK↑	4.6	—	3.6	—	3.1	—	ns
tsu	Set-up Time, Both Modes PARI/O before CLK↑	2.4	—	2	—	1.7	—	ns
tsu	Set-up Time, Buffer Mode 11A/YERREN before CLK↑	2	—	1.9	—	1.6	—	ns
tsu	Set-up Time, Register Mode CLKEN before CLK↑	2.5	—	2.6	—	2.2	—	ns
t <sub>H</sub>	Hold Time, Register Mode 1A-12A after CLK↑	0.4	—	0.25	—	0.55	—	ns
t <sub>H</sub>	Hold Time, Buffer Mode 1A-10A after CLK↑	0.25	—	0.25	—	0.25	—	ns
t <sub>H</sub>	Hold Time, Register Mode APAR after CLK↑	0.7	—	0.4	—	0.7	—	ns
t <sub>H</sub>	Hold Time, Buffer Mode APAR after CLK↑	0.25	—	0.25	—	0.25	—	ns
t <sub>H</sub>	Hold Time, Register Mode PARI/O after CLK↑	0.25	—	0.25	—	0.4	—	ns

**SWITCHING CHARACTERISTICS<sup>(1)</sup> (CONTINUED)**

Symbol	Parameter	Vcc = 2.5V ± 0.2V		Vcc = 2.7V		Vcc = 3.3V ± 0.3V		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
tH	Hold Time, Buffer Mode PARI/O after CLK↑	0.25	—	0.25	—	0.5	—	ns
tH	Hold Time, Buffer Mode 11A/YERREN after CLK↑	0.25	—	0.25	—	0.4	—	ns
tH	Hold Time, Register Mode CLKEN after CLK↑	0.25	—	0.5	—	0.4	—	ns
tw	Pulse Width, CLK↑	3	—	3	—	3	—	ns
tsk(O)	Output Skew <sup>(3)</sup>	—	—	—	—	—	500	ps


## TEST CIRCUITS AND WAVEFORMS:

### TEST CONDITIONS

Symbol	V <sub>CC(1)</sub> = 3.3V±0.3V	V <sub>CC(1)</sub> = 2.7V	V <sub>CC(2)</sub> = 2.5V±0.2V	Unit
V <sub>LOAD</sub>	6	6	2 x V <sub>CC</sub>	V
V <sub>IH</sub>	2.7	2.7	V <sub>CC</sub>	V
V <sub>T</sub>	1.5	1.5	V <sub>CC</sub> /2	V
V <sub>LZ</sub>	300	300	150	mV
V <sub>HZ</sub>	300	300	150	mV
C <sub>L</sub>	50	50	30	pF

NEW16link

### TEST CIRCUITS FOR ALL OUTPUTS



#### DEFINITIONS:

C<sub>L</sub> = Load capacitance: includes jig and probe capacitance  
R<sub>T</sub> = Termination resistance: should be equal to Z<sub>OUT</sub> of the Pulse Generator.

#### NOTES:


1. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2.5ns; t<sub>R</sub> ≤ 2.5ns.
2. Pulse Generator for All Pulses: Rate ≤ 10MHz; t<sub>F</sub> ≤ 2ns; t<sub>R</sub> ≤ 2ns.

### SWITCH POSITION:

Test	Switch
Open Drain	V <sub>LOAD</sub>
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

NEW16link

### OUTPUT SKEW - t<sub>SK</sub> (x)




$$t_{SK}(x) = |t_{PHL2} - t_{PHL1}| \text{ or } |t_{PHL1} - t_{PHL2}|$$

ALVC Link

#### NOTES:


1. For t<sub>SK</sub>(o) OUTPUT1 and OUTPUT2 are any two outputs.
2. For t<sub>SK</sub>(b) OUTPUT1 and OUTPUT2 are in the same bank.

### PROPAGATION DELAY



ALVC Link

### ENABLE AND DISABLE TIMES




ALVC Link

#### NOTE:


1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

### SET-UP, HOLD, AND RELEASE TIMES



ALVC Link

### PULSE WIDTH




ALVC Link

## TEST CONDITIONS


## TEST CIRCUITS AND WAVEFORMS:

## PROPAGATION DELAY

Symbol	$V_{CC}^{(1)} = 2.5V \pm 0.2V$	Unit
$V_{LOAD}$	$2 \times V_{CC}$	V
$V_{IH}$	$V_{CC}$	V
$V_T$	$V_{CC}/2$	V
$V_{LZ}$	150	mV
$V_{HZ}$	150	mV
$C_L$	30	pF



## TEST CIRCUITS FOR ALL OUTPUTS



### DEFINITIONS:

$C_L$  = Load capacitance: includes jig and probe capacitance.  
 $R_T$  = Termination resistance: should be equal to  $Z_{OUT}$  of the Pulse Generator.

### NOTE:


1. Pulse Generator for All Pulses: Rate  $\leq 10\text{MHz}$ ;  $t_F \leq 2\text{ns}$ ;  $t_R \leq 2\text{ns}$ .

## SWITCH POSITION:

Test	Switch
Open Drain	$V_{LOAD}$
Disable Low	
Enable Low	
Disable High	GND
Enable High	
All Other tests	Open

NEW16link


## ENABLE AND DISABLE TIMES




### NOTE:

1. Diagram shown for input Control Enable-LOW and input Control Disable-HIGH.

## SET-UP, HOLD, AND RELEASE TIMES




## PULSE WIDTH




## PARAMETER MEASUREMENT INFORMATION

**V<sub>CC</sub> = 2.7V AND 3.3V ± 0.3V**




TEST	S1
t <sub>pd</sub>	Open
t <sub>PLZ</sub> /t <sub>PZL</sub>	6V
t <sub>PHZ</sub> /t <sub>PZH</sub>	GND

### LOAD CIRCUIT




### VOLTAGE WAVEFORMS SETUP AND HOLD TIMES




### VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

#### NOTES:

1.  $C_L$  includes probe and jig capacitance.
2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
3. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz,  $Z_O = 50\Omega$ ,  $t_r \leq 2$  ns,  $t_f \leq 2$  ns.
4. The outputs are measured one at a time with one transition per measurement.
5. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>dis</sub>.
6. t<sub>PZL</sub> and t<sub>PZH</sub> are the same as t<sub>en</sub>.
7. t<sub>PLH</sub> and t<sub>PHL</sub> are the same as t<sub>pd</sub>.
8. t<sub>PLH</sub> is measured at 1.5V.
9. t<sub>PLH</sub> is measured at  $V_{OL} + 0.3$  V.




### VOLTAGE WAVEFORMS PULSE DURATION




### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

## LOAD CIRCUIT AND VOLTAGE WAVEFORMS

**V<sub>cc</sub> = 2.7V AND 3.3V ± 0.3V**




## PARI/O LOAD CIRCUIT


**NOTE:**

1.  $C_L$  includes probe and jig capacitance.

## PARAMETER MEASUREMENT INFORMATION


**V<sub>CC</sub> = 2.5V ± 0.2V**




### LOAD CIRCUIT

TEST	S1
$t_{pd}$	Open
$t_{PLZ}/t_{PZL}$	$2 \times V_{CC}$
$t_{PHZ}/t_{PZH}$	GND


YERR	S1
$t_{PHL}$ (see Note 8)	$2 \times V_{CC}$
$t_{PLH}$ (see Note 9)	$2 \times V_{CC}$




### VOLTAGE WAVEFORMS SETUP AND HOLD TIMES



### VOLTAGE WAVEFORMS PULSE DURATION



### VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES




### VOLTAGE WAVEFORMS ENABLE AND DISABLE TIMES

#### NOTES:


1.  $C_L$  includes probe and jig capacitance.
2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
3. All input pulses are supplied by generators having the following characteristics: PRR  $\leq 10 \text{ MHz}$ ,  $Z_O = 50\Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .
4. The outputs are measured one at a time with one transition per measurement.
5.  $t_{PLZ}$  and  $t_{PHZ}$  are the same as  $t_{dis}$ .
6.  $t_{PZL}$  and  $t_{PZH}$  are the same as  $t_{en}$ .
7.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .
8.  $t_{PHL}$  is measured at  $V_{CC}/2$ .
9.  $t_{PLH}$  is measured at  $V_{OL} + 0.15V$ .

## PARAMETER MEASUREMENT INFORMATION

**V<sub>CC</sub> = 2.5V ± 0.2V**





## LOAD CIRCUIT



## VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

**NOTES:**

1.  $CL$  includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz,  $Z_0 = 50\Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .
3.  $t_{PLH}$  and  $t_{PHL}$  are the same as  $t_{pd}$ .



## LOAD CIRCUIT

## VOLTAGE WAVEFORMS PROPAGATION DELAY TIMES

**NOTES:**

1.  $CL$  includes probe and jig capacitance.
2. All input pulses are supplied by generators having the following characteristics: PRR ≤ 10 MHz,  $Z_0 = 50\Omega$ ,  $t_r \leq 2 \text{ ns}$ ,  $t_f \leq 2 \text{ ns}$ .

IDT74ALVCH16903

3.3V CMOS 12-BIT UNIVERSAL BUS DRIVER W/PARITY CHECKER

EXTENDED COMMERCIAL TEMPERATURE RANGE

## ORDERING INFORMATION

IDT	XX	ALVC	X	XXX	XXX	XX	
Temp. Range		Bus-Hold		Family	Device Type	Package	
						PV	Shrink Small Outline Package (SO56-1)
						PA	Thin Shrink Small Outline Package (SO56-2)
						PF	Thin Very Small Outline Package (SO56-3)
					903		12-Bit Universal Bus Driver with Parity Checker
					16		Double-Density with Resistors, ±24mA
					H		Bus-Hold
					74		-40°C to +85°C



### CORPORATE HEADQUARTERS

2975 Stender Way  
Santa Clara, CA 95054

### for SALES:

800-345-7015 or 408-727-6116  
fax: 408-492-8674  
[www.idt.com](http://www.idt.com)\*

\*To search for sales office near you, please click the sales button found on our home page or dial the 800# above and press 2.  
The IDT logo is a registered trademark of Integrated Device Technology, Inc.