

HALOGEN **FREE** 



Vishay Siliconix

## **Dual N-Channel 30-V (D-S) MOSFET**


PRODUCT SUMMARY						
V <sub>DS</sub> (V)	$R_{DS(on)}\left(\Omega\right)$	I <sub>D</sub> (A) <sup>a</sup>	Q <sub>g</sub> (Typ.)			
30	0.031 at V <sub>GS</sub> = 10 V	6	6 8 nC			
30	0.040 at V <sub>GS</sub> = 4.5 V	6	o IIC			

PowerPAK® ChipFET® Dual


#### **FEATURES**


- Halogen-free According to IEC 61249-2-21 **Definition**
- TrenchFET® Power MOSFET
- New Thermally Enhanced PowerPAK® ChipFET® Package
  - Small Footprint Area
  - Low On-Resistance
  - Thin 0.8 mm Profile
- 100 % R<sub>q</sub> Tested
- Compliant to RoHS Directive 2002/95/EC

#### **APPLICATIONS**



Lot Traceability and Date Code





Ordering Information: Si5906DU-T1-GE3 (Lead (Pb)-free and Halogen-free)

**Bottom View** 

N-Channel MOSFET

N-Channel MOSFET

ABSOLUTE MAXIMUM RATIN	IGS T <sub>A</sub> = 25 °C,	unless othe	erwise noted		
Parameter		Symbol	Limit	Unit	
Drain-Source Voltage		$V_{DS}$	30	V	
Gate-Source Voltage		$V_{GS}$	± 20	v	
Continuous Drain Current (T <sub>J</sub> = 150 °C)	$T_{C} = 25 ^{\circ}\text{C}$ $T_{C} = 70 ^{\circ}\text{C}$ $T_{A} = 25 ^{\circ}\text{C}$ $T_{A} = 70 ^{\circ}\text{C}$	. I <sub>D</sub>	6 <sup>a</sup> 6 <sup>a</sup> 6 <sup>a, b, c</sup> 5.3 <sup>b, c</sup>	A	
Pulsed Drain Current		I <sub>DM</sub>	25		
Continuous Source-Drain Diode Current	Drain Diode Current $T_C = 25 ^{\circ}C$ $T_A = 25 ^{\circ}C$ $I_S$		6 <sup>a</sup> 1.9 <sup>b, c</sup>		
Maximum Power Dissipation	$T_{C} = 25 ^{\circ}\text{C}$ $T_{C} = 70 ^{\circ}\text{C}$ $T_{A} = 25 ^{\circ}\text{C}$ $T_{A} = 70 ^{\circ}\text{C}$	P <sub>D</sub>	10.4 6.7 2.3 <sup>b, c</sup> 1.5 <sup>b, c</sup>	w	
Operating Junction and Storage Temperature Range		T <sub>J</sub> , T <sub>stg</sub>	- 55 to 150	°C	
Soldering Recommendations (Peak Temperature )	Soldering Recommendations (Peak Temperature) <sup>d, e</sup>		260		

Marking Code CD

Part # Code

THERMAL RESISTANCE RATI	NGS				
Parameter		Symbol	Typical	Maximum	Unit
Maximum Junction-to-Ambient <sup>b, f</sup>	t ≤ 5 s	$R_{thJA}$	43	55	°C/W
Maximum Junction-to-Case (Drain)	Steady State	$R_{thJC}$	9.5	12	<i>5/VV</i>

#### Notes:

- a. Package limited
- b. Surface Mounted on 1" x 1" FR4 board.
- d. See Solder Profile (<u>www.vishay.com/ppg273257</u>). The PowerPAK ChipFET is a leadless package. The end of the lead terminal is exposed copper (not plated) as a result of the singulation process in manufacturing. A solder fillet at the exposed copper tip cannot be guaranteed and is not required to ensure adequate bottom side solder interconnection.
   e. Rework Conditions: manual soldering with a soldering iron is not recommended for leadless components.
- Maximum under steady state conditions is 105 °C/W.

# Vishay Siliconix



Parameter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Static	1					•
Drain-Source Breakdown Voltage	$V_{DS}$	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	30			V
V <sub>DS</sub> Temperature Coefficient	$\Delta V_{DS}/T_{J}$	I - 250 u A		33		>1/06
V <sub>GS(th)</sub> Temperature Coefficient	$\Delta V_{GS(th)}/T_J$	$I_D = 250 \mu A$		- 3.5		mV/°C
Gate-Source Threshold Voltage	V <sub>GS(th)</sub>	$V_{DS} = V_{GS}$ , $I_D = 250 \mu A$	1.2		2.2	٧
Gate-Source Leakage	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 20 \text{ V}$			± 100	nA
7 0		$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}$			1	μΑ
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = 30 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 55 ^{\circ}\text{C}$			10	
On-State Drain Current <sup>a</sup>	I <sub>D(on)</sub>	$V_{DS} \ge 5 \text{ V}, V_{GS} = 10 \text{ V}$	20			Α
		$V_{GS} = 10 \text{ V}, I_D = 4.8 \text{ A}$		0.025	0.031	
Drain-Source On-State Resistance <sup>a</sup>	R <sub>DS(on)</sub>	$V_{GS} = 4.5 \text{ V}, I_D = 4.1 \text{ A}$		0.033	0.040	Ω
Forward Transconductance <sup>a</sup>	9 <sub>fs</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 4.8 A		14		S
Dynamic <sup>b</sup>					I	
Input Capacitance	C <sub>iss</sub>			300		
Output Capacitance	C <sub>oss</sub>	$V_{DS} = 15 \text{ V}, V_{GS} = 0 \text{ V}, f = 1 \text{ MHz}$		72		pF
Reverse Transfer Capacitance	C <sub>rss</sub>			34		'
T. 10 . 0	Q <sub>g</sub> -	$V_{DS} = 15 \text{ V}, V_{GS} = 10 \text{ V}, I_{D} = 6.6 \text{ A}$		5.7	8.6	nC
Total Gate Charge				2.9	4.4	
Gate-Source Charge		$V_{DS} = 15 \text{ V}, V_{GS} = 4.5 \text{ V}, I_D = 6.6 \text{ A}$		1.0		
Gate-Drain Charge	$Q_{gd}$			1.1		
Gate Resistance	$R_{g}$	f = 1 MHz	0.3	1.8	3.6	Ω
Turn-On Delay Time	t <sub>d(on)</sub>			10	15	
Rise Time	t <sub>r</sub>	$V_{DD}$ = 15 V, $R_L$ = 2.8 $\Omega$		90	135	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D\cong 5.3$ A, $V_{GEN}$ = 4.5 V, $R_g$ = 1 $\Omega$		12	20	
Fall Time	t <sub>f</sub>			50	75	
Turn-On Delay Time	t <sub>d(on)</sub>			5	10	ns
Rise Time	t <sub>r</sub>	$V_{DD}$ = 15 V, $R_L$ = 2.8 $\Omega$		15	25	
Turn-Off Delay Time	t <sub>d(off)</sub>	$I_D\cong 5.3$ A, $V_{GEN}$ = 10 V, $R_g$ = 1 $\Omega$		12	20	
Fall Time	t <sub>f</sub>			5	10	
Drain-Source Body Diode Characteristic	cs					
Continuous Source-Drain Diode Current	I <sub>S</sub>	$T_C = 25  ^{\circ}C$			6	۸
Pulse Diode Forward Current	I <sub>SM</sub>				25	А
Body Diode Voltage	$V_{SD}$	I <sub>S</sub> = 6 A, V <sub>GS</sub> = 0 V		0.8	1.2	V
Body Diode Reverse Recovery Time	t <sub>rr</sub>			12	20	ns
Body Diode Reverse Recovery Charge	Q <sub>rr</sub>	I <sub>F</sub> = 5.3 A, dl/dt = 100 A/μs, T <sub>J</sub> = 25 °C		5	10	nC
Reverse Recovery Fall Time	ta	i <sub>F</sub> = 5.5 A, αί/αι = 100 A/μs, 1 <sub>J</sub> = 25 °C		6		
Reverse Recovery Rise Time	t <sub>b</sub>			6		ns

#### Notes:

- a. Pulse test; pulse width  $\leq 300~\mu s,$  duty cycle  $\leq 2~\%$
- b. Guaranteed by design, not subject to production testing.


Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.






# Vishay Siliconix


#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted








On-Resistance vs. Drain Current and Gate Voltage




I<sub>D</sub> - Drain Current (A)




V<sub>GS</sub> - Gate-to-Source Voltage (V)

#### **Transfer Characteristics**




#### On-Resistance vs. Drain Current and Gate Voltage




## Vishay Siliconix


#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




#### On-Resistance vs. Junction Temperature




On-Resistance vs. Gate-to-Source Voltage




Single Pulse Power (Junction-to-Ambient)



Source-Drain Diode Forward Voltage



**Threshold Voltage** 




\*  $V_{GS}$  > minimum  $V_{GS}$  at which  $R_{DS(on)}$  is specified


Safe Operating Area, Junction-to-Ambient



# Vishay Siliconix

## TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






<sup>\*</sup> The power dissipation  $P_D$  is based on  $T_{J(max)} = 150$  °C, using junction-to-case thermal resistance, and is more useful in settling the upper dissipation limit for cases where additional heatsinking is used. It is used to determine the current rating, when this rating falls below the package limit.


## Vishay Siliconix



#### TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted



Normalized Thermal Transient Impedance, Junction-to-Ambient




Normalized Thermal Transient Impedance, Junction-to-Case

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see <a href="https://www.vishay.com/ppg?65168">www.vishay.com/ppg?65168</a>.





Vishay Siliconix


## PowerPAK® ChipFET® SINGLE PAD











Backside view of single pad

DIM.	MILLIMETERS			INCHES			
	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.85	0.028	0.030	0.033	
A <sub>1</sub>	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D <sub>2</sub>	1.75	1.87	2.00	0.069	0.074	0.079	
D <sub>3</sub>	0.20	0.25	0.30	0.008	0.010	0.012	
E	1.82	1.90	1.98	0.072	0.075	0.078	
E <sub>2</sub>	1.38	1.50	1.63	0.054	0.059	0.064	
E <sub>3</sub>	0.45	0.50	0.55	0.018	0.020	0.022	
е	0.65 BSC			0.026 BSC			
Н	0.15	0.20	0.25	0.006	0.008	0.010	
K	0.25	-	-	0.010	-	-	
K <sub>1</sub>	0.30	-	-	0.012	-	-	
L	0.30	0.35	0.40	0.012	0.014	0.016	


Document Number: 73203 www.vishay.com 19-Jul-10


# **Package Information**


# Vishay Siliconix





## PowerPAK® ChipFET® DUAL PAD











Backside view of dual pad


	MILLIMETERS			INCHES			
DIM.	MIN.	NOM.	MAX.	MIN.	NOM.	MAX.	
Α	0.70	0.75	0.85	0.028	0.030	0.033	
A <sub>1</sub>	0	-	0.05	0	-	0.002	
b	0.25	0.30	0.35	0.010	0.012	0.014	
С	0.15	0.20	0.25	0.006	0.008	0.010	
D	2.92	3.00	3.08	0.115	0.118	0.121	
D <sub>2</sub>	1.07	1.20	1.32	0.042	0.047	0.052	
Е	1.82	1.90	1.98	0.072	0.075	0.078	
E <sub>2</sub>	0.92	1.05	1.17	0.036	0.041	0.046	
е	0.65 BSC			0.026 BSC			
Н	0.15	0.20	0.25	0.006	0.008	0.010	
K	0.20	-	-	0.008	-	-	
K <sub>1</sub>	0.20	-	-	0.008	-	-	
ı	0.30	0.35	0.40	0.012	0.014	0.016	

www.vishay.com Document Number: 73203 2 19-Jul-10

DWG: 5940

# VISHAY.

## RECOMMENDED MINIMUM PADS FOR PowerPAK® ChipFET® Dual



Recommended Minimum Pads Dimensions in mm/(Inches)

Note: This is Flipped Mirror Image Pin #1 Location is Top Left Corner

Return to Index





Vishay

## **Disclaimer**

ALL PRODUCT, PRODUCT SPECIFICATIONS AND DATA ARE SUBJECT TO CHANGE WITHOUT NOTICE TO IMPROVE RELIABILITY, FUNCTION OR DESIGN OR OTHERWISE.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained in any datasheet or in any other disclosure relating to any product.

Vishay makes no warranty, representation or guarantee regarding the suitability of the products for any particular purpose or the continuing production of any product. To the maximum extent permitted by applicable law, Vishay disclaims (i) any and all liability arising out of the application or use of any product, (ii) any and all liability, including without limitation special, consequential or incidental damages, and (iii) any and all implied warranties, including warranties of fitness for particular purpose, non-infringement and merchantability.

Statements regarding the suitability of products for certain types of applications are based on Vishay's knowledge of typical requirements that are often placed on Vishay products in generic applications. Such statements are not binding statements about the suitability of products for a particular application. It is the customer's responsibility to validate that a particular product with the properties described in the product specification is suitable for use in a particular application. Parameters provided in datasheets and/or specifications may vary in different applications and performance may vary over time. All operating parameters, including typical parameters, must be validated for each customer application by the customer's technical experts. Product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein.

Except as expressly indicated in writing, Vishay products are not designed for use in medical, life-saving, or life-sustaining applications or for any other application in which the failure of the Vishay product could result in personal injury or death. Customers using or selling Vishay products not expressly indicated for use in such applications do so at their own risk and agree to fully indemnify and hold Vishay and its distributors harmless from and against any and all claims, liabilities, expenses and damages arising or resulting in connection with such use or sale, including attorneys fees, even if such claim alleges that Vishay or its distributor was negligent regarding the design or manufacture of the part. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay. Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 www.vishay.com Revision: 11-Mar-11