

Linear Phase, Group Delay Equalized, 8th Order Lowpass Filter

DESCRIPTION

The LTC1264-7M/883 is a clock-tunable monolithic 8th order lowpass filter with linear passband phase and flat group delay. The amplitude response approximates a maximally flat passband and exhibits steeper roll-off than an equivalent 8th order Bessel filter. For instance, at twice the cutoff frequency the filter attains 28dB attenuation (vs 12dB for Bessel), while at three times the cutoff frequency the filter attains 55dB attenuation (vs 30dB for Bessel). The cutoff frequency of the LTC1264-7M/883 is tuned via an external TTL or CMOS clock.

The clock-to-cutoff frequency ratio of the LTC1264-7 can be set to 25:1 (pin 10 to V⁺) or 50:1 (pin 10 to V⁻).

When the filter operates at clock-to-cutoff frequency ratio of 25:1, the input is double-sampled to lower the risk of aliasing.

The LTC1264-7M/883 is optimized for speed. Depending on the operating conditions, cutoff frequencies between 200kHz and 250kHz can be obtained. (Please refer to the

Passband vs Clock Frequency graphs in the LTC1264-7 standard data sheet.)


The LTC1264-7M/883 is pin-compatible with the LTC1064-X series.

The device is processed to the requirements of MIL-STD-883 Class B to yield circuits usable in precision military applications.


ABSOLUTE MAXIMUM RATINGS

Total Supply Voltage (V + to V -)	16V
Power Dissipation	
Burn-In Voltage	16V
Voltage at Any Input $(V^ 0.3V) \le V_{IN} \le (V^ 0.3V)$	+ 0.3V)
Storage Temperature Range65°C	to 150°C
Operating Temperature Range55°C	to 125°C
Lead Temperature (Soldering, 10 sec)	300°C

BURN-IN CIRCUIT



PACKAGE/ORDER INFORMATION



[†] The suffix letter "C" of the part mark indicates compliance per MIL-STD-883, para 1.2.1.1.



Information furnished by Linear Technology Corporation is believed to be accurate and reliable However, no responsibility is assumed for its use. Linear Technology Corporation makes no representation that the interconnection of its circuits as described herein will not infringe on existing patent rights.

TABLE 1: ELECTRICAL CHARACTERISTICS

 $V_S=\pm 7.5V,\ R_L=10k,\ f_{CUTOFF}=100kHz\ or\ 50kHz,\ f_{CLK}=2.5MHz,\ TTL\ or\ CMOS\ level\ (maximum\ clock\ rise\ or\ fall\ time \le 1\mu s)\ and\ all\ gain\ measurements\ are\ referenced\ to\ passband\ gain,\ unless\ otherwise\ specified.$

			RANGE		SUB-	
PARAMETER	CONDITIONS	NOTES	MIN	MAX	GROUP	UNITS
Passband Gain	0.1Hz ≤ f ≤ 0.25 f _{CUTOFF}					
	$f_{TEST} = 25kHz, (f_{CLK}/f_C) = 25:1$		-0.50	0.50	1,2,3	<u>dB</u>
Gain at 0.50 f _{CUTOFF} (Note 3)	$f_{TEST} = 50kHz, (f_{CLK}/f_C) = 25:1$	3	-0.50	0.20	1,2,3	dB
	$f_{TEST} = 25kHz, (f_{CLK}/f_C) = 50:1$	3	-0.65	0.30	1,2,3	dB
Gain at 0.75 f _{CUTOFF}	$f_{TEST} = 75kHz$, $(f_{CLK}/f_C) = 25:1$		-1.5	0.1	1,2,3	dB
Gain at f _{CUTOFF}	$f_{TEST} = 100kHz, (f_{CLK}/f_C) = 25:1$		-3.7	-1.9	1,2,3	dB
	$f_{TEST} = 50kHz, (f_{CLK}/f_C) = 50:1$		-4.5	-2.3	1,2,3	dB
Gain at 2.0 f _{CUTOFF}	$f_{TEST} = 200kHz, (f_{CLK}/f_{C}) = 25:1$		-34	-20	1,2,3	dB
	$f_{TEST} = 100kHz$, $(f_{CLK}/f_C) = 50:1$		-34	-27	1,2,3	dB
Gain with f _{CLK} = 20kHz	$f_{TEST} = 200Hz, (f_{CLK}/f_C) = 50:1$	_	-0.7	0.1	1	dB
Gain with $f_{CLK} = 400kHz$, $V_S = \pm 2.375V$	$f_{TEST} = 8kHz$, $(f_{CLK}/f_C) = 25:1$		-0.2	0.5	1	dB
	$f_{TEST} = 16kHz, (f_{CLK}/f_C) = 25:1$		-3.5	-1.4	1	dB
Gain with f _{CLK} = 4MHz	f _{TEST} = 160kHz, V _{IN} = 1V _{RMS}					
	$(f_{CLK}/f_C) = 25:1$			3.0	1,2,3	dB
Phase Factor (F)	$(f_{CLK}/f_C) = 25:1, f \le f_{CUTOFF}$	1	392	423		_
$Phase = 180^{\circ} - F(f/f_{C})$	$(f_{CLK}/f_C) = 50:1, f \le f_{CUTOFF}$	1	374	414	1,2,3	Deg
Phase Nonlinearity	$(f_{CLK}/f_C) = 25:1, f \le f_{CUTOFF}$	1		±2.0	1,2,3	%
	$(f_{CLK}/f_C) = 50:1, f \le f_{CUTOFF}$	1		±2.0	1,2,3	%
Group Delay (t _d)	$(f_{CLK}/f_C) = 25.1, f \le f_{CUTOFF}$	2,3	10.9	11.7	1,2,3	μs
$t_d = (F/360)(1/f_C)$	$(f_{CLK}/f_C) = 50:1, f \le f_{CUTOFF}$	2,3	20.8	22.9	1,2,3	дs %
Group Delay Ripple	$(f_{CLK}/f_C) = 25:1, f \le f_{CUTOFF}$	2		±2.0	1,2,3	
	$(f_{CLK}/f_C) = 50:1, f \le f_{CUTOFF}$	2		±2.0	1,2,3	%
Input Impedance			30	75	1	kΩ
Output DC Voltage Swing	$V_S = \pm 2.375V$	4	±1.0		4	٧
	$V_S = \pm 5V$	4	±2.0		4,5,6	V
	$V_S = \pm 7.5V$	4	±3.0		4,5,6	V
Output DC Offset	25:1, $V_S = \pm 5V$			±220	4	mV
(f _{CLK} = 1MHz)	$50:1, V_S = \pm 5V$			±220	4	mV
Power Supply Current	$V_S = \pm 2.375V$			22	1 1	mA
$(f_{CLK} = 1MHz)$				22	2,3	mA_
	$V_S = \pm 5V$	+		25	1 1	mA
			ļ <u>.</u>	30	2,3	mA_
	$V_S = \pm 7.5V$	-		30	1	mA
				35	2,3	MA
Power Supply Range			±2.375	±7.5	1	V

2



TABLE 1: ELECTRICAL CHARACTERISTICS

Note 1: Input frequencies, f, are linearly phase shifted through the filter as long as $f \le f_C$; $f_C = \text{cutoff frequency}$.

Figure 1 curve (A) shows the typical phase response of an LTC1264-7 operating at $f_{CLK} = 2.5$ MHz, $f_{C} = 100$ kHz. An endpoint straight line, curve (B), depicts the ideal linear phase response of the filter. It is described by: phase shift = $180^{\circ} - F(f/f_{C})$; $f \le f_{C}$.

F is arbitrarily called the "phase factor" expressed in degrees. The phase factor together with the specified deviation from the ideal straight line allows the calculation of the phase at a given frequency. Note, the maximum phase nonlinearity, Figure 1, occurs at the vicinity of $f=0.25~f_{\rm C}$ and = 0.75 $f_{\rm C}$. Example: The phase shift at 70kHz of the LTC1264-7M/883 shown in Figure 1 is: phase shift = $180^{\circ}-407^{\circ}$ (70kHz/100kHz) \pm nonlinearity = $-104.9^{\circ}\pm1\%$ or $-104.9^{\circ}\pm1.05^{\circ}$.

Note 2: Group delay and group delay deviation are calculated from the measured phase factor and phase deviation specifications.

Note 3: The filter cutoff frequency is abbreviated as f_{CUTOFF} or f_{C} . **Note 4:** The AC swing is typically $9V_{P-P}$, $5.6V_{P-P}$, $1.8V_{P-P}$ with $\pm 7.5V$, $\pm 5V$, $\pm 2.5V$ supply respectively. For more information refer to the THD + Noise vs Input graphs in the LTC1264-7 standard data sheet.




Figure 1. Phase Response in the Passband (Note 1)

TABLE 2: ELECTRICAL TEST REQUIREMENTS

MIL-STD-883 TEST REQUIREMENTS	SUBGROUP
Final Electrical Test Requirements (Method 5004)	1*,2,3,4,5,6
Group A Test Requirements (Method 5005)	1,2,3,4,5,6
Group C and D End Point Electrical Parameters (Method 5005)	1,2,3,4,5,6

^{*} PDA Applies to subgroup 1. See PDA Test Notes.

PDA Test Note

The PDA is specified as 5% based on failures from group A, subgroup 1, tests after cooldown as the final electrical test in accordance with method 5004 of MIL-STD-883 Class B. The verified failures of group A, subgroup 1, after burn-in divided by the total number of devices submitted for burn-in in that lot shall be used to determine the percent for the lot.

Linear Technology Corporation reserves the right to test to tighter limits than those given.

