DESCRIPTION

The HY57V16161 is a very high speed 3.3 Volt synchronous dynamic RAM organized 1,048,476x16 bits, and fabricated with the Hyundai CMOS process. This dual bank circuit consists of two memories, each 524,288 words by 16 bits which share the same chip inputs and outputs but otherwise can be independently operated. The HY57V16161 is compatible with the JEDEC functional description and pinout, offering fully synchronous operation. All address, data and control inputs are latched on the rising edge of the master clock input. The data paths are internally pipelined to achieve very high bandwidth. The maximum operating frequency depends on system considerations including capacitance on outputs; the internal circuits, including data pipeline, can operate at frequencies above 150MHz.

The part is user programmable to allow optimization to system requirements. Programmable options include the length of pipeline(Read latency of 1, 2, or 3), the number of consecutive read or write cycles initiated by a single control command (burst length of 1, 2, 4, 8 or full page), and the burst count sequence(sequential or interleave). A burst of read or write cycles in progress can be terminated by a burst terminate command or can be interrupted and replaced by a new burst read or write command on any cycle.(This pipelined design is not restricted by a "2N" rule.)

The synchronous DRAM also allows both Auto refresh and self refresh. All input and output voltage levels are LVTTL compatible.

FEATURES

- Fully synchronous ; all inputs referenced to positive edge of system clock
- Dual internal banks with single pulsed RAS
- Auto Precharge / Precharge All banks by A10 flag
- Single 3.3V±0.3V power supply
- All device pins are LVTTL compatible
- 400mil 50pin TSOP(II) with 0.8mm of lead pitch (Lead-on-Chip)
- 4096 refresh cycles every 64ms
- Possible to assert random column address every clock cycle
- Programmable Burst Lengths and Sequences
  - 1, 2, 4, 8, full page for Sequential type
  - 1, 2, 4, 8 for Interleave type
- Programmable $\overline{CAS}$ latency ; 1, 2, 3 clocks
- Support Clock Suspend / Power Down Mode by CKE
- Data mask function by DQM
- WCBR Mode Register programming
- Burst termination command
- Meets all the other JEDEC specifications
- Self Refresh provides minimum power, full internal refresh control

PIN CONNECTION

Pin Connection
(Top View)

50 pin TSOP-II
Normal-TC

Pin			Pin
VCC	1	50	VSS
DQ0	2	49	DQ15
DQ1	3	48	DQ14
VSSQ	4	47	VSSQ
DQ2	5	46	DQ13
DQ3	6	45	DQ12
VCCQ	7	44	VDDQ
DQ4	8	43	DQ11
DQ5	9	42	DQ10
VSSQ	10	41	VSSQ
DQ6	11	40	DQ9
DQ7	12	39	DQ8
VCCQ	13	38	VCCQ
LDQM	14	37	NC
WE	15	36	UDQM
CAS	16	35	CLK
RAS	17	34	CKE
CS	18	33	NC
A11	19	32	A9
A10	20	31	A8
A0	21	30	A7
A1	22	29	A6
A2	23	28	A5
A3	24	27	A4
VCC	25	26	VSS

PIN DESCRIPTION

PIN NUMBERS	PIN NAME	PIN TYPE	DESCRIPTION
35	CLK	INPUT	System Clock Input ; All other inputs except CKE are registered to the SDRAM on the rising edge of CLK.
34	CKE	INPUT	Clock Enable ; controls internal clock signal and when deactivated, the SDRAM will be either one of the states among power down, suspend, or self refresh.
19	A11	INPUT	Bank Select(BS) Address Input ; selects either one of dual banks during both RAS and CAS activity.
20-24 27-32	A0-A10	INPUT	Address Inputs ; A0-A7 ; X & Y address, Opcode for mode register set. A8-A9 ; X address only. A10　; X address, Precharge Flag.
18	$\overline{CS}$	INPUT	Chip Select ; functions command mask(NOP)
17	$\overline{RAS}$	INPUT	Row Address Strobe ; see Functional Truth Table for details.
16	$\overline{CAS}$	INPUT	Column Address Strobe ; see Functional Truth Table for details.
15	$\overline{WE}$	INPUT	Write Enable ; see Functional Truth Table for details.
14, 36	UDQM, LDQM	INPUT	Data Input /Output Mask for each byte
2, 3, 5, 6, 8, 9, 11,12, 39, 40, 42, 43,45, 46, 48, 49	DQ0-DQ15	INPUT / OUTPUT	Data Input / Output ; includes inputs, outputs, or Hi-Z state.
7, 13, 38, 44, 4, 10, 41, 47	VccQ VssQ	SUPPLY for DQ	DQ Power Supplies
1, 25	Vcc	SUPPLY	Power Supplies ; 3.3V ± 0.3V
26, 50	Vss	SUPPLY	Ground

FUNCTIONAL BLOCK DIAGRAM

ABSOLUTE MAXIMUM RATINGS

SYMBOL	PARAMETER	RATING	UNIT
T_A	Ambient Temperature	0 to 70	°C
T_{STG}	Storage Temperature	-55 to 125	°C
V_{IN}, V_{OUT}	Voltage on Any Pin relative to Vss	-0.5 to 4.6	V
Vcc	Voltage on VCC relative to Vss	-1.0 to 4.6	V
Ios	Short Circuit Output Current	50	mA
P_D	Power Dissipation	1	W
T_{SOLDER}	Soldering Temperature • Time	260 • 10	°C • sec

Note:Operation at or above Absolute Maximum Ratings can adversely affect device reliability.

RECOMMENDED DC OPERATING CONDITIONS

(T_A=0°C to 70°C)

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT
Vcc, Vcco	Power Supply Voltage	3.0	3.3	3.6	V
V_{IH}	Input High Voltage	2.0	-	Vcc+ 0.3	V
V_{IL}	Input Low Voltage	-0.5	-	0.8	V

Note:All voltages are referenced to Vss.

DC CHARACTERISTICS(I)

(T_A=0°C to 70°C, Vcc=3.3V±10%, Vss=0V, unless otherwise noted)

SYMBOL	PARAMETER	TEST CONDITION	MIN.	MAX.	UNIT	NOTE
I_{LI}	Input Leakage Current (Any Input Pins)	Vss<V_{IN}<Vcc+1.0 All other pins not under test=Vss	-10	10	µA	
I_{LO}	Output Leakage Current (High Impedance State)	Vss<V_{OUT}<Vcc Both Banks in idle state	-10	10	µA	
V_{OL}	Output Low Voltage	IOL=2.0mA	-	0.4	V	
V_{OH}	Output High Voltage	IOH= -2.0mA	2.4	-	V	

CAPACITANCE

(T_A=25°C, f=1MHz)

SYMBOL	PARAMETER	PIN	TYP.	MAX.	UNIT
C_{11}	Input Capacitance	A0-A11	-	4	pF
C_{12}	Input Capacitance	CLK, CKE, CS, RAS, CAS, WE, DQM	-	4	pF
C_{OUT}	Output Capacitance	DQ0-DQ15	-	5	pF

DC CHARACTERISTICS(II)

(TA=0°C to 70°C, VCC=3.3V±10%, VSS=0V, unless otherwise noted.)

SYMBOL	PARAMETER / CONDITION	tCLK	SPEED/POWER-MAX			UNIT	NOTE
			-8	-10	-13		
Icc1	RAS Operating Current per bank No CAS activity, tRC=tRC(min)	min	130	120	110	mA	1, 2
Icc2PD	Precharge Stand-By Current in Power-Down Mode, CKE<VIL(max)	min ∞	4 2	3 2	3 2	mA	
Icc2NP	Prechanrge Stand-By Current in Non Power-Down Mode, CKE>VIH(min)	min ∞	20 5	15 5	12 5	mA	3
Icc3PD	Active Stand-By Current in Power-Down Mode, CKE<VIL(min)	min ∞	4 3	4 3	4 3	mA	4
Icc3NP	Active Stand-By Current in Non Power-Down Mode, CKE>VIH(min)	min ∞	22 7	17 7	15 7	mA	3, 4
Icc4	Burst Mode Operating Current	min	180	150	120	mA	2, 5, 6
Icc5	Auto Refresh Operating current, tRC=tRC(min)	min	130	120	110	mA	2
Iccs	Self Refresh Operating Current, CKE<0.2V	-	2	2	2	mA	

Notes:
1. 'No CAS activity' means that the operating cycle activates row circuits only while it does not command any read or write cycle, what could be called, CAS activity
2. All Icc currents except Iccs depend on cycle rate.
3. All input signals are toggled every other clock cycle.
4. Assuming that one bank is active.
5. These Icc Parameters are dependent on output loading.
   Specified values are obtained with the outputs open.
6. Specified values are obtained with the timing that a burst cycle is completed upto its registered burst length without any interrupt cycle. Interrupted burst cycle may consume more power.

RECOMMENDED AC OPERATING CONDITIONS

(TA=0°C to 70°C, VCC=3.3V ±10%, VSS=0V, unless otherwise noted)

PARAMETER	SYMBOL	VALUE
AC Input High/Low Level Voltage	VIH / VIL	2.4V / 0.4V
Input Timing Measurement Reference Level Voltage	Vtrip	1.4V
Input Rise / Fall Time	tr / tf	2ns / 2ns
Output Reference Voltage	Voutref	1.4V
Output Load Capacitance for Access Time Measurement	CL	Note1

Note1 : Output load to measure access times(tOVC, tOH, etc) varies to clock frequency. A load is
        equivalent to two TTL gates and one capacitance.

For the specification, the values used are as follows ;
CL=10pF, for 100MHz~125MHz of fCLK
CL=30pF, for 80MHz~100MHz of fCLK
CL=50pF, for below 80MHz of fCLK

AC CHARACTERISTICS

[PART1] Synchronous Parameters referred to Clock[1,2,3,4]

#	SYMBOL	PARAMETER		-8		-10		-13		UNIT	NOTE
				MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tCK	System Clock Cycle Time		8	-	10	-	13	-	ns	5
2	tCHW	CLK High Level Width		2	-	3	-	4	-	ns	5
3	tCLW	CLK Low Level Width		3	-	3	-	4	-	ns	5
4	tOVC	Access Time from Clock	CAS Lat.=3	-	7	-	8	-	10	ns	30pF
			CAS Lat.=2	-	9	-	10	-	12	ns	50pF
			CAS Lat.=1	-	23	-	25	-	30	ns	100pF
5	tAA	Read command to DQ Access		-	18	-	20	-	25	ns	30pF
6	tAS	Address Set-up Time		1.5	-	2	-	3	-	ns	
7	tAH	Address Hold Time		1.5	-	1.5	-	1.5	-	ns	
8	tCKS	CKE Set-up Time		1.5	-	2	-	3	-	ns	
9	tCKH	CKE Hold Time		1.5	-	1.5	-	1.5	-	ns	
10	tCS	Command Set-up Time		1.5	-	2	-	3	-	ns	
11	tCH	Command Hold Time		1.5	-	1.5	-	1.5	-	ns	
12	tDS	Data-in Set-up Time		1.5	-	2	-	3	-	ns	
13	tDH	Data-in Hold Time		1.5	-	1.5	-	1.5	-	ns	
14	tOH	Data-out Hold Time		3	-	3	-	4	-	ns	
15	tOLZ	Data-out Low-impedance Time		4	-	5	-	6	-	ns	
16	tOHZ	Data-out High-impedance Time		4	-	5	-	6	-	ns	

Notes:

1. An initial pause of 200µs is required after power-up by 'Power On Sequence'(JEDEC Standard.) and Auto Refresh before proper device operation is achieved.
2. AC measurements assume tT=1ns.
3. (VIH+VIL)/2 is a reference level for measuring of timing of input signals. Also transition time is measured between VIH and VIL.
4. Voutref is a reference level for measuring of timing of output signals.
5.

[PART2] Asynchronous Parameters like conventional DRAMs.[1,2,3,4]

#	SYMBOL	PARAMETER	-8		-10		-13		UNIT	NOTE
			MIN.	MAX.	MIN.	MAX.	MIN.	MAX.		
1	tRC	Nomal/Refresh cycle Time	80	-	80	-	100	-	ns	
2	tRCD	RAS-to-CAS delay Time	20	-	25	-	30	-	ns	
3	tRAS	Bank Active Time	50	10K	50	10K	60	10K	ns	
4	tRASP	Bank Active Time (full page)	40	400K	50	400K	60	400K	ns	
5	tRP	Bank Precharge Time	30	-	30	-	40	-	ns	
6	tRRD	Bank Active-to-Active Time	20	-	20	-	25	-	ns	
7	tWR	Write Recovery Time	10	-	15	-	20	-	ns	
8	tSRE	Self-Refresh Exit Time	tRC min +10	-	tRC min +15	-	tRC min +20	-	ns	
9	tT	Transition Time	0.5	1.5	0.5	2	0.5	2.5	ns	
10	tREF	Refresh Period	-	64	-	64	-	64	ms	

Notes:
1. An initial pause of 200µs is required after power-up by 'Power On Sequence' (JEDEC Standard.) and Auto Refresh before proper device operation achieved.
2. AC measurements assume tT=1ns.
3. (Vih+Vil)/2 is a reference level for measuring of timing of input signals. Also transition time is measured between VIH and VIL.
4. Voutref is a reference level for measuring of timing of output signals.

[PART 3] Latency - Fixed Parameters [1]

#	SYMBOL	PARAMETER		-8	-10	-13	UNIT	NOTE
				Lat.	Lat.	Lat.		
1	tCKED	CKE to Clk Suspend or Power Down Mode Entry		1	1	1	CLK(s)	
2	tDQMOZ	DQM to Data Output in Hi-Z		2	2	2	CLK(s)	
3	tDQMIM	DQM to Data Input Mask		0	0	0	CLK(s)	
4	tWTL	Write command to Data Input Valid		0	0	0	CLK(s)	2
5	tPROZ	Precharge to Data Output in Hi-Z delay	CAS Lat.=1	1	1	1	CLK(s)	
			CAS Lat.>1	2	2	2	CLK(s)	
6	tMRD	Mode Register Set to Bank Active		3	2	2	CLK(s)	
7	tCCD	CAS to CAS command delay		1	1	1	CLK(s)	3

Notes:

1. The latency values in the above table are fixed regardless of clock cycle time.

2. "Write Latency" as JEDEC standard says.

3. Superset of "2N-rule".

STATE AND FUNCTIONAL TRUTH TABLE, SELECTED BANK [1]

Current State of Selected Bank	CLK↑							Action to Selected Bank (Unless otherwise noted)
	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	A11(BS)	A10	A9-A0	
Idle	L	L	L	L	Opcode			Mode Register Access
	L	H	H	H	x	x	x	NOP
	H	x	x	x	x	x	x	
	L	L	H	L	BA	x	x	
	L	L	H	H	BA	RA	RA	Activate Row
Row Active	L	L	L	L	x	x	x	ILLEGAL
	L	H	H	H	x	x	x	NOP
	H	x	x	x	x	x	x	
	L	L	H	L	BA	L	x	Precharge Selected Bank
	L	L	H	L	x	H	x	Precharge Both Banks
	L	H	L	L	BA	L	CA	Begin Write
	L	H	L	L	BA	H	CA	Begin Write / Auto Precharge
	L	H	L	H	BA	L	CA	Begin Read
	L	H	L	H	BA	H	CA	Begin Read / Auto Precharge
Read	L	H	H	H	x	x	x	NOP(continue burst to end →Row Active)
	H	x	x	x	x	x	x	
	L	L	H	L	BA	L	x	Precharge Selected Bank
	L	L	H	L	x	H	x	Precharge Both Banks
	L	H	L	L	BA	L	CA	Begin Write [2]
	L	H	L	L	BA	H	CA	Begin Write / Auto Precharge [2]
	L	H	L	H	BA	L	CA	Begin New Read
	L	H	L	H	BA	H	CA	New Read / Auto Precharge
	L	H	H	L	BA	x	x	Term Burst→Row Active
Write	L	H	H	H	x	x	x	NOP, continue burst to end →Row Active
	H	x	x	x	x	x	x	
	L	L	H	L	BA	L	x	Precharge Selected Bank
	L	L	H	L	x	H	x	Precharge Both Banks
	L	H	L	L	BA	L	CA	Begin New Write
	L	H	L	L	BA	H	CA	Begin New Write / Auto Precharge
	L	H	L	H	BA	L	CA	Begin New Read
	L	H	L	H	BA	H	CA	Begin New Read / Auto Precharge
	L	H	H	L	BA	x	x	Term Burst→Row Active

■ 4675088 0004932 T49 ■

Current State of Selected Bank	CLK↑							Action to Selected Bank (Unless otherwise noted)
	$\overline{CS}$	$\overline{RAS}$	$\overline{CAS}$	$\overline{WE}$	ALL(BS)	A10	A9-A0	
Read, Auto Precharging	L	H	H	H	x	x	x	NOP, continue burst to end →Precharge 3
	H	x	x	x	x	x	x	
Write, Auto Precharging	L	H	H	H	x	x	x	NOP, continue burst to end →Precharge 3
	H	x	x	x	x	x	x	
Precharging	L	H	H	H	x	x	x	NOP→Idle after tRP
	H	x	x	x	x	x	x	
Row Activating	L	H	H	H	x	x	x	NOP→Row active after tRCD
	H	x	x	x	x	x	x	
Mode Register Accessing	L	H	H	H	x	x	x	NOP
	H	x	x	x	x	x	x	

Notes:

1. Assumes CKE high on the previous and current clock cycles.
2. Read burst must terminate one cycle before the start of a write sequence. This can be accomplished in one of two ways. First, if the last bit of the burst is output two cycles before the start of the write sequence, the burst will terminate, the output will tristate, and the internal read pipeline will be flushed during the cycle before the write command is issued. Second, the burst can be terminated by bringing DQMi high and issuing a terminate burst command two cycles before the write command. This will also guarantee that the output will tristate and the read pipeline will be flushed during the cycle before the write command is issued.
3. While either bank is executing a Read or Write burst sequence with Auto Precharge selected, no Read or Write commands are allowed to the opposite bank.

STATE AND FUNCTIONAL TRUTH TABLE, OPERATIONS INVOLVING BOTH BANKS

| Current State | CLK↑ | | | | | | | | | Action |
| | CKE | | $\overline{CS}$ | $\overline{RAS}$ | $\overline{CAS}$ | $\overline{WE}$ | A11 (BS) | A10 | A9- A0 | |
	prev.	curr.								
Power Down	L	L	x	x	x	x	x	x	x	Maintain Power Down
	L	H	L	H	H	H	x	x	x	Exit Power Down→BBI
	L	H	H	x	x	x	x	x	x	Exit Power Down→BBI
Self Refresh 1	L	L	x	x	x	x	x	x	x	Maintain Self Refresh
	L	H	L	H	H	H	x	x	x	Exit Self Refresh→BBI
	L	H	H	x	x	x	x	x	x	Exit Self Refresh→BBI
Both Banks Idle(BBI)	H	L	L	H	H	H	x	x	x	Enter Power Down
	H	L	H	x	x	x	x	x	x	Enter Power Down
	H	L	L	L	L	H	x	x	x	Enter Self Refresh
	H	H	L	H	H	H	x	x	x	NOP
	H	H	x	x	x	x	x	x	x	NOP
	H	H	L	L	L	L	Opcode			Mode Register Access
	H	H	L	L	L	H	x	x	x	Auto Refresh
CLK Suspend	L	L	x	x	x	x	x	x	x	Maintain CLK Suspend
	L	H	x	x	x	x	x	x	x	Exit CLK Suspend
Auto Refreshing	H	H	L	H	H	H	x	x	x	NOP→Both Banks Idle after tRC
	H	H	H	x	x	x	x	x	x	NOP→Both Banks Idle after tRC
Any state other than above	H	L	x	x	x	x	x	x	x	Suspend Clock, next cycle→Clock Suspend

Notes 1: Exiting Self Refresh occurs by asynchronously bringing CKE from low to high.

　　　　　　　■ 4675088 0004934 811 ■　　　　　　　1SD03-00-MAY95

STATE DIAGRAM(SIMPLIFIED)

Note:

⟶ by command input

········► automatic sequence after finishing the command

■ 4675088 0004935 758 ■

PROGRAMMABLE MODE REGISTER

A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
OPCODE(RFU)[1]				FUNC	CAS Latency			BT	Burst Length		

FUNCTION

A7	Function
0	Mode Register Set
0	Test Mode Exit
1	Test Mode Entry [2]

BURST TYPE

A3	Burst Type
0	Sequential
1	Interleaved

CAS LATENCY

A6	A5	A4	CAS Latency
0	0	0	Reserved
0	0	1	1
0	1	0	2
0	1	1	3
1	0	0	Reserved
1	0	1	1
1	1	0	2
1	1	1	3

BURST LENGTH

A2	A1	A0	Burst Length	Remark
0	0	0	1	Used
0	0	1	2	Used
0	1	0	4	Used
0	1	1	8	Used
1	0	0	16	Reserved
1	0	1	32	Reserved
1	1	0	64	Reserved
1	1	1	Full Page	Used[3]

Note:
1. RFU-Reserved for Future Use.
2. TEST Mode - JEDEC Standard Test
        - Used to test the counter of auto refresh.
3. Full page burst supports only sequential type.

■ 4675088 0004936 694 ■

OPERATION(Cycle Description, Timing Overview)

1. Mode Register Access

1.1. Description of Register Functions

The SDRAM has an on-chip mode register which is programmed by the user to select the read latency, burst length, and burst type to be used during read/write operations to the DRAM.

To achieve very high data rates, the SDRAM is equipped with a read pipeline which can be programmed by the user to operate with one, two, or three cycles of clock latency. Read latency is defined as the number of the first positive clock edge following the initial read invokation cycle (which we arbitrarily define as cycle 0) at which the first piece of data is guaranteed to be valid. Figure 1 illustrates read latencies of one, two, and three. The higher the latency, the higher the clock frequency the SDRAM can run at, and the higher the peak data rate.

Figure 1. Definition of Read Latency with Examples

Whenever a read(or write) command is invoked, the SDRAM initiates a read(or write) to the appropriate column address selected by A7-A0. This is defined as the beginning of the read(or write) burst. Subsequent clock cycles can be used to perform high speed read bursts (or write bursts) to column addresses adjacent to the column address supplied on A7-A0 when the read or write was invoked. The number of column addresses which can be read or written, including the original address supplied on A7-A0 is defined as the burst length. The SDRAM supports burst lengths of one, two, four, eight, or a full page of column addresses.

The SDRAM supports both sequential and interleaved mode address bursting. In burst mode, read or write is done to the address selected by A7-A0 at the beginning of the burst. On successive burst cycles, the column address is internally incremented and a read(or write) is performed to the incremented address. Table 1 shows the sequence of burst addressing for burst lengths of two, four, eight, and full page.

Burst Length=2

Starting column address A0(decimal)	Burst Sequence	
	Sequential	Interleave
0	0, 1	0, 1
1	1, 0	1, 0

Burst Length=8

Starting column address A2-A0(decimal)	Burst Sequence	
	Sequential	Interleave
0	0,1,2,3,4,5,6,7	0,1,2,3,4,5,6,7
1	1,2,3,4,5,6,7,0	1,0,3,2,5,4,7,6
2	2,3,4,5,6,7,0,1	2,3,0,1,6,7,4,5
3	3,4,5,6,7,0,1,2	3,2,1,0,7,6,5,4
4	4,5,6,7,0,1,2,3	4,5,6,7,0,1,2,3
5	5,6,7,0,1,2,3,4	5,4,7,6,1,0,3,2
6	6, 7,0,1,2,3,4,5	6,7,4,5,2,3,0,1
7	7,0,1,2,3,4,5,6	7,6,5,4,3,2,1,0

Burst Length=4

Starting column address A1-A0(decimal)	Burst Sequence	
	Sequential	Interleave
0	0, 1, 2, 3	0, 1, 2, 3
1	1, 2, 3, 0	1, 0, 3, 2
2	2, 3, 0, 1	2, 3, 0, 1
3	3, 0, 1, 2	3, 2, 1, 0

Burst Length=full page

Starting column address A7-A0(decimal)	Burst Sequence (Sequential only)
0	0,1,2,...255
1	1,2,3,...255,0
2	2,3,4,...255,0,1
3	3,4,5,...255,0,1,2
⋮	⋮
255	255,0,1,...254

Table 1. Address sequence for different burst lengths

Figure 2. Timing of mode register access(program latency and burst).

1SD03-00-MAY95

1.2. Loading the Mode Register

Figure 2 shows the general timing and control for loading the mode register. Figure 3 shows the assignment of the opcode bits to the mode register and how the mode register bits control latency and burst operation. The figure also shows the assignments for entering Hyundai vendor specific test functions(to be determined).

A11	A10	A9	A8	A7	A6	A5	A4	A3	A2	A1	A0
↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓	↓
11	10	9	8	7	6	5	4	3	2	1	0

0	0	0	0	1	X	LTMOE	BT	BURST LENGTH

← This code reserved for test mode entry

0	0	0	0	0	X	LTMODE	BT	BURST LENGTH

BURST LENGTH	Burst Length
000	1
001	2
010	4
011	8
100	Reserved
101	Reserved
110	Reserved
111	Full page1

BT	Burst Type
0	Sequential
1	Interleave

LTMODE	CAS Latency
00	Reserved
01	1
10	2
11	3

Figure 3. Loading of the mode register and mode register bit decoding

Note :
   1. Sequential Burst Type Only

2. Row Activate

A single row in either bank of DRAM can be activated using a row active command. A bank can be activated even when the opposite bank is active. A row active command cannot be given to a bank if that bank is already active. Also, a row active command cannot be given to either bank if the SDRAM is currently in the power down, self refresh, auto refresh (for the period specified by tRC), or clock suspend states. Once a row active command has been issued to the bank selected by the bank address (supplied by A11(BS)), the selected bank leaves its idle state and goes into its row activating state. Accordingly, the row address is latched and the appropriate row in the bank selected. Data from that row of memory is sensed and latched by the bank's sense amplifiers, to be used for later read(or write) operations. During the row activating period, defined by timing parameter tRCD, only NOP cycles can be executed on the selected bank. After the period tRCD, selected bank is in the row active state. Figure 4 shows a row activation cycle. Once in the row active state, the user can initiate a read or write burst, or can precharge the bank back to its idle state.

Figure 4. Row Active command to idle bank.

3. Read Operation with Programmable Pipeline

3.1. Normal Read Bursts(Auto Precharge Deselected)

Figure 5 shows the basic timing and control for initiating a burst read operation without Auto Precharge selected. Output of data depends on the read latency, burst length, and burst type selected(See Section 1., *Mode Register Access*, for details). The higher the latency, the higher the operating frequency the SDRAM can run at, and the higher the peak data rate. See Table 2 and Figures 17 through 19 for details. Figures 17 through 19 illustrate burst writes following burst read on the same page. The examples assume a burst length of four but burst lengths of 1, 2, 4, 8, or full page can also be used. By issuing NOPs after the initial read command, the SDRAM will continue reading data starting from the starting column address to the end of the read burst. Data will be read to the DQ outputs(assuming DQM remains disabled low) until the last address in the burst, defined by the burst length and type has been read out. On the next clock cycle, the DQ outputs will go to Hi-Z and the bank will re-enter the row active state.

Figure 5. Burst read sequence, Auto Precharge Deselected.

While in a read burst with Auto Precharge deselected, the user can issue the following command sequences:

1. Issue NOPs, continue reading data starting from the starting column address to the end of the read burst. Data will be read to the DQ outputs(assuming DQM remains disabled low) until the last address in the burst, defined by the burst length and type, has been read out. On the next clock cycle, the DQ outputs will go to Hi-Z and the bank will re-enter the row active state.
2. Initiate another read command (with or without Auto Precharge selected) before the end of the burst and begin a new read burst starting from another column address. The burst in progress is terminated and the first address of the new burst is read to the output after a number of clock cycles defined by the CAS latency. See Figure 6 for details.

Figure 6. Timing of read initiation with read burst in progress.

3. Initiate a write command with or without Auto Precharge selected before the end of the burst and begin a write burst starting from another column address. The burst in progress is terminated and the first address of the new burst is initiated. Figure 7 illustrates the timing and control for this sequence. The appropriate DQM read/write byte enable signals must be asserted two clock cycles before the write command is issued (JEDEC specifies DQM latency is always two reguardless of the CAS latency.
This needs further clarification from users.)

4. Issue a terminate burst command and return to the row active state. The timing and control for this sequence is shown in Figure 8 for the case where CAS latency is three and burst length is greater than four. Note that in this example the terminate burst command occurs on the third clock cycle after the initial read command. Currently, the SDRAM is defined such that the terminate burst command initiates the burst terminate such that the data associated with the burst counter address at the beginning of the burst terminate cycle (M3 in Figure 8) is output to DQ after the number of clock cycles defined by the clock latency. On the next clock cycle, DQ goes to Hi-Z and the bank goes to the row active state. This last bit read out upon a terminate burst cycle is the subject of some controversy and needs clarification from customers whether or not the data stream should end one cycle earlier.

5. Issue a precharge command(for only the selected bank or for both banks, depending on the logic level of A10), terminate the burst, and return to the idle state after the precharge interval. Like the terminate burst command, the last data read out is that associated with burst address during the precharge command cycle. The major difference between a precharge command and a burst terminate command is that the burst terminate command returns the bank to its row active state while the precharge command returns the bank to its idle state after the designated precharge interval. The timing and control for the precharge cycle is shown inFigure 9 for the case where CAS latency is two and burst length is greater than four. Like the burst terminate command, the last data read out is the subject of controversy and needs clarification from customers whether or not the data stream should end one cycle earlier.

6. Suspend the clock. While in the clock suspended state, the state of both banks will remain unchanged.

**Figure 7. Timing of write initiation with read burst in progress.**

Figure 8. Timing of burst terminate command with read burst in progress.


Figure 9. Timing of precharge command with read burst in progress.

3.2. Read Bursts with Auto Precharge Selected.

Read with Auto Precharge operation is similar to normal read(Auto Precharge deselected) operation except that the read burst cannot be terminated by issuing another command. Once the read with Auto Precharge command is invoked in a bank, only NOP commands can be issued to that bank. After the data from the last address in the burst sequence has been read out according to the selected CAS latency, burst length, and burst type, the bank will enter precharge and return to the idle state after the tRP period has expired. Figure 10 illustrates a burst read sequence with Auto Precharge selected for the case where CAS latency is two and burst length is two.

Figure 10. Read burst with Auto Precharge selected

⚡YUNDAI

4. Write Operation

There are several variations of write operation to the two banks of DRAM. Write bursts can be initiated to either bank with and without Auto Precharge selected. The basic write operation showing the relationship to the programmed burst length, and burst mode will be described first, and the variations for Auto Precharge will be described subsequently.

4.1. Write Operation with Auto Precharge Deselected

The latency for write operation is defined as the clock cycle difference between the clock where write command and column address are asserted and the clock cycle where the first data to be written is presented and is always equal to zero. That is the data for a write operation presented on the same clock cycle as its corresponding address, regardless of what value of CAS latency is programmed into the mode register. Figure 11 shows this relationship.

Figure 11. Write burst with Auto Precharge deselected.

4.2. Write Operation with Auto Precharge

Write operation with Auto Precharge is similar to write operation without Auto Precharge except that once initiated the write burst cannot be terminated by another command. To complete the burst, NOPs must be executed and data input supplied for each address in the burst until the end of the burst has been reached. On the clock cycle following the last address in the burst, the bank will begin precharging and will re-enter the idle state after the precharge period, tRP. Figure 12 illustrates the sequence.

Figure 12. Write burst with Auto Precharge selected.

5. Refresh Operation

Since the SDRAM is a dynamic memory device, the stored data must be refreshed periodically or will be lost. To avoid data loss, all rows in both banks must be accessed during the maximum refresh interval specified by tREF. A row of data in either bank of RAM is refreshed whenever that row is activated. For example, activating a row for the purpose of reading or writing addresses along that row causes the data in that row to be refreshed. In addition to normal read and write operation, the SDRAM has two modes of refreshing the banks of memory: Auto Refresh and Self Refresh.

5.1. Auto Refresh

Auto Refresh is similar to $\overline{CAS}$ before $\overline{RAS}$ refresh found on previous generation asynchronous DRAMs. One Auto Refresh cycle refreshes one row of memory using 12 bits for 4K refresh parts(11 bits for 2K parts) on-chip refresh counter as the row address and bank select. The refresh counter is incremented during each Auto Refresh cycle. The upper 11 bits of the counter supply the address of one of the 2048 rows in each bank to be refreshed and the least significant bit selects the bank in which the refresh will occur. Thus, successive Auto Refresh cycles alternate between the two banks. Because Auto Refresh operation alternate between banks, both banks must be idle when Auto Refresh commands are invoked. Figure 13 shows two successive Auto Refresh cycles. Once an Auto Refresh cycle has been invoked, it is controlled internally until its duration. NOP cycles must be inserted during the entire Auto Refresh cycle time defined by tRC.


Figure 13. Timing and control for Auto Refresh Operation

5.2. Self Refresh

The SDRAM features an on-chip refresh cycle timing generator which can be used in conjunction with the row refresh counter(described in Section 5.1.) to completely refresh the two banks of DRAM entirely under internal control. Self Refresh can be invoked only when both banks are idle. While the device is in Self Refresh mode, CKE is the only enabled input to the device. All other inputs, including the clock are disabled and any input is ignored.Self Refresh mode is entered by invoking an Auto Refresh command with CKE low transition. Once this command is invoked, the cycle timing generator performs a burst refresh sequencing through all 4096 rows (2048 rows in each bank) with a per row refresh cycle time of approximately 1 microsecond. To conserve power, once the burst refresh has been completed to all 4096 rows the cycle timing generator automatically slows down to a per row refresh period of approximately 32 microseconds and refresh operation continues until Self Refresh mode is exited.(Important : The internal per row refresh cycle times are not guaranteed.) Upon exiting Self Refresh mode, the time elapsed since the least recently refreshed row was refreshed can vary from a few milliseconds to 32 milliseconds. Consequently, to be sure that all DRAM rows remain refreshed it is recommended that a burst of 4096 Auto Refresh commands be performed immediately after exiting Self Refresh mode. Self refresh mode is exited by starting the clock (if the clock had stopped) and then asserting CKE after the clock waveform has stabilized. The low-to-high transition of CKE will re-enable the clock and other inputs asynchronously. A minimum time, specified by tSREX, must be satisfied before any command other than Exit Self Refresh is invoked. Figure 14 shows how Self Refresh mode is entered and exited.

Note : Clarification from customers should be obtained to determine if Self Refresh mode is of sufficient
        value to customers to warrant its additional complexity and recurring manufacturing costs.


Figure 14. Timing and control for Self Refresh Operation

6. Power Down

The SDRAM has two internal clock buffers. A low current capacity clock buffer feeds the CKE input buffer while a high current clock buffer feeds the state machine and all DRAM circuits. During the Power Down state, the large clock buffer is disabled but the small clock buffer is not. In contrast to the Self Refresh state, entering and exiting Power Down is completely synchronous with respect to CKE. That is, CKE is sampled on every clock cycle, rather than asynchronously changing the state of the SDRAM Power Down is the lowest power state available. During Power Down, the SDRAM is not refreshed. Therefore, the minimum refresh specification still applies during power down. Figure 15 shows an example of the timing and control for entering and exiting Power Down. Exiting Power Down requires one clock cycle, as shown in the figure. Other commands can be issued on the clock cycle following the Exit Power Down command cycle.


Figure 15. Example timing and control for Power Down Operation

7. Clock Suspend

Clock Suspend is very similar to Power Down, except that the Clock Suspend command is invoked by sampling the CKE signal low while one or both banks are not idle. While the clock is suspended, only the CLK and CKE inputs are enabled, and the state of CKE is sampled on every clock cycle. Internally, the banks remain in the state they were in when the clock was suspended. For example, if bank 0 was in the middle of a read burst when the clock was suspended, the read state will be maintained after exiting Clock Suspend. On the next clock cycle, the burst can be resumed from the next memory location designated by the burst length and burst type programmed in the Mode Register, or other legal commands can be issued to the active or both banks. While the clock is suspended, the SDRAM is not refreshed. Therefore, the minimum refresh specification still applies during the period when the clock is suspended. Figure 16 illustrates how Clock Suspend is entered and exited.


Figure 16. Example timing and control for Clock Suspend Operation

8. Test Mode

Test mode is used to check the functionality of refresh address counter in this SDRAM. For more details, refer to attached timing diagram 37, 38.

9. Power on Sequence

Once power has been applied, Synchronous DRAM must be initialized with proper power on sequence. (JEDEC standard)

step 1) Pause a time of 200µs with NOPs, keeping CKE and DQM be high.
step 2) Assert "Precharge command(s)" to ensure both banks are precharged.
step 3) Wait tRP, then assert "Mode register set command" to program the mode register.
step 4) Stay NOP for 2 clocks, then 2 or more "Auto refresh commands" should be performed.

For more details, refer to attached timming diagram 4.

**Figure 17. Timing of pipeline operation, latency=1, burst length=4.**

**Figure 18. Timing of pipeline operation, latency=2, burst length=4.**

Figure 19. Timing of pipeline operation, latency=3, burst length=4

Maximum Frequency	50MHz	66MHz	80MHz	100MHz
CLK cycle time	20ns	15ns	12.5ns	10ns
CAS latency (20ns)	2 cycles	2 cycles	2 cycles	3 cycles
tRCD min (20ns)	1 cycle	2 cycles	2 cycles	2 cycles
RAS to precharge (50ns)	3 cycles	4 cycles	4 cycles	5 cycles
RAS precharge (30ns)	2 cycles	2 cycles	3 cycles	3 cycles
RAS cycle time (80ns)	5 cycles	6 cycles	7 cycles	8 cycles

Table 2. Performance Parameters and Frequency Versus Clock Latency

■ 4675088 0004953 773 ■

PACKAGE INFORMATION

400mil 50 pin Thin Small Outline Package (TC)

UNIT:INCH(mm)

4675088 0004954 60T