


CD54/74HC540, CD54/74HCT540 CD54/74HC541, CD54/74HCT541

High-Speed CMOS Logic



FUNCTIONAL DIAGRAM

Octal Buffer and Line Drivers, 3-State

Type Features:

- 540 Inverting
- 541 Non-Inverting
- Buffered Inputs
- 3-State Outputs
- Bus Line Driving Capability
- Typical Propagation Delay = 9 ns
@ $V_{CC} = 5\text{ V}$, $C_L = 15\text{ pF}$, $T_A = 25^\circ\text{ C}$

The Harris CD54/74HC540 and CD54/74HCT540 are Inverting Octal Buffers and Line Drivers with 3-State Outputs and the capability to drive 15 LSTTL loads. The Harris CD54/74HC541 and CD54/74HCT541 are Non-Inverting Octal Buffers and Line Drivers with 3-State Outputs that can drive 15 LSTTL loads. The Output Enables ($\overline{OE1}$) and ($\overline{OE2}$) control the 3-State Outputs. If either $\overline{OE1}$ or $\overline{OE2}$ is HIGH the outputs will be in the high impedance state. For data output $\overline{OE1}$ and $\overline{OE2}$ both must be LOW.

The CD54HC540, CD54HC541 and CD54HCT540, CD54HCT541 devices are supplied in 20-lead ceramic dual-in-line package (F suffix). The CD54HC540, CD54HC541 and CD54HCT540, CD54HCT541 devices are supplied in 20-lead dual-in-line plastic package (E suffix) and in 20-lead dual-in-line surface mount plastic package (M suffix), and 20 lead dual-in-line shrink small outline plastic package (SM suffix). All types are also available in chip form (H suffix).

Family Features:

- Fanout (Over Temperature Range):
Standard Outputs - 10 LSTTL Loads
Bus Driver Outputs - 15 LSTTL Loads
- Wide Operating Temperature Range:
-55 to +125°C
- Balanced Propagation Delay and Transition Times
- Significant Power Reduction Compared to LSTTL Logic ICs
- Alternate Source is Philips/Sigmetics
- CD54HC/CD74HC Types:
2 to 6 V Operation
High Noise Immunity:
 $N_{IL} = 30\%$, $N_{IH} = 30\%$ of V_{CC} ; @ $V_{CC} = 5\text{ V}$
- CD54HCT/CD74HCT Types:
4.5 to 5.5 V Operation
Direct LSTTL Input Logic Compatibility
 $V_{IL} = 0.8\text{ V Max.}$, $V_{IH} = 2\text{ V Min.}$
CMOS Input Compatibility
 $I_1 \leq 1\text{ }\mu\text{A}$ @ V_{OL} , V_{OH}

TRUTH TABLE

INPUTS			OUTPUTS	
$\overline{OE1}$	$\overline{OE2}$	A_n	HC/ HCT540	HC/ HCT541
L	L	H	L	H
H	X	X	Z	Z
X	H	X	Z	Z
L	L	L	H	L

H = HIGH Voltage Level
L = LOW Voltage Level
X = Immaterial
Z = High Impedance

CD54/74HC540, CD54/74HCT540 CD54/74HC541, CD54/74HCT541

MAXIMUM RATINGS, Absolute-Maximum Values:

DC SUPPLY-VOLTAGE, (V_{CC}):

(Voltages referenced to ground) -0.5 to + 7 V

DC INPUT DIODE CURRENT, I_{IK} (FOR $V_i < -0.5$ V OR $V_i > V_{CC} - 0.5$ V) ± 20 mA

DC OUTPUT DIODE CURRENT, I_{OK} (FOR $V_o < -0.5$ V OR $V_o > V_{CC} - 0.5$ V) ± 20 mA

DC DRAIN CURRENT, PER OUTPUT (I_o) (FOR -0.5 V $< V_o < V_{CC} - 0.5$ V) ± 35 mA

DC V_{CC} OR GROUND CURRENT, PER PIN (I_{CC}) ± 70 mA

POWER DISSIPATION PER PACKAGE (P_D):

For $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPE E, F, H) 500 mW

For $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPE E, F, H) Derate Linearly at 8 mW/ $^\circ\text{C}$ to 300 mW

For $T_A = -55$ to $+70^\circ\text{C}$ (PACKAGE TYPE M) 400 mW

For $T_A = +70$ to $+125^\circ\text{C}$ (PACKAGE TYPE M) Derate Linearly at 6 mW/ $^\circ\text{C}$ to 70 mW

OPERATING-TEMPERATURE RANGE (T_A):

..... -55 to $+125^\circ\text{C}$

STORAGE TEMPERATURE (T_{stg}):

..... -65 to $+150^\circ\text{C}$

LEAD TEMPERATURE (DURING SOLDERING):

At distance $1/16 \pm 1/32$ in. (1.59 ± 0.79 mm) from case for 10 s max. -265°C

Unit inserted into a PC Board (min. thickness $1/16$ in., 1.59 mm) with solder contacting lead tips only -300°C




Fig. 1 — Logic diagram for the CD54/74HC/HCT 540 & 541

CD54/74HC540, CD54/74HCT540

CD54/74HC541, CD54/74HCT541

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CD74HC540/CD54HC540 CD74HC541/CD54HC541										CD74HCT540/CD54HCT540 CD74HCT541/CD54HCT541										UNITS	
	TEST CONDITIONS			AMBIENT TEMPERATURE (T _A)								TEST CONDITIONS		AMBIENT TEMPERATURE (T _A)								
	V _I V	I _O mA	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			V _I V	V _{CC} V	+25° C			-40/ +85° C		-55/ +125° C			
				Min	Typ	Max	Min	Max	Min	Max	Min			Typ	Max	Min	Max	Min	Max			
High-Level Input Voltage V _{IH}			2	1.5	—	—	1.5	—	1.5	—	—	—	4.5	2	—	—	2	—	2	—	V	
			4.5	3.15	—	—	3.15	—	3.15	—	—	—	to	—	—	—	—	—	—	—		
			6	4.2	—	—	4.2	—	4.2	—	—	—	5.5	—	—	—	—	—	—	—		
Low-Level Input Voltage V _{IL}			2	—	—	0.5	—	0.5	—	0.5	—	—	4.5	—	—	0.8	—	0.8	—	0.8	V	
			4.5	—	—	1.35	—	1.35	—	1.35	—	—	to	—	—	—	—	—	—	—		
			6	—	—	1.8	—	1.8	—	1.8	—	—	5.5	—	—	—	—	—	—	—		
High-Level Output Voltage V _{OH}	V _{IL}	-0.02	2	1.9	—	—	1.9	—	1.9	—	—	V _{IL}	4.5	4.4	—	—	4.4	—	4.4	—	V	
or CMOS Loads	V _{IH}		4.5	4.4	—	—	4.4	—	4.4	—	—	or	4.5	4.4	—	—	4.4	—	4.4	—		
	V _{IH}		6	5.9	—	—	5.9	—	5.9	—	—	V _{IH}	5.5	—	—	—	—	—	—	—		
TTL Loads (Bus Driver)	V _{IL}	—	—	—	—	—	—	—	—	—	—	V _{IL}	4.5	3.98	—	—	3.84	—	3.7	—	V	
	or	-6	4.5	3.98	—	—	3.84	—	3.7	—	—	or	4.5	3.98	—	—	3.84	—	3.7	—		
	V _{IH}	-7.8	6	5.48	—	—	5.34	—	5.2	—	—	V _{IH}	5.5	—	—	—	—	—	—	—		
Low-Level Output Voltage V _{OL}	V _{IL}	0.02	2	—	—	0.1	—	0.1	—	0.1	—	V _{IL}	4.5	—	—	0.1	—	0.1	—	0.1	V	
or CMOS Loads	V _{IH}		4.5	—	—	0.1	—	0.1	—	0.1	—	or	4.5	—	—	0.1	—	0.1	—	0.1		
	V _{IH}		6	—	—	0.1	—	0.1	—	0.1	—	V _{IH}	5.5	—	—	—	—	—	—	—		
TTL Loads (Bus Driver)	V _{IL}	—	—	—	—	—	—	—	—	—	—	V _{IL}	4.5	—	—	0.26	—	0.33	—	0.4	V	
	or	6	4.5	—	—	0.26	—	0.33	—	0.4	—	or	4.5	—	—	0.26	—	0.33	—	0.4		
	V _{IH}	7.8	6	—	—	0.26	—	0.33	—	0.4	—	V _{IH}	5.5	—	—	—	—	—	—	—		
Input Leakage Current I _I	V _{CC}	6	—	—	±0.1	—	±1	—	±1	—	Any Voltage Between V _{CC} & Gnd	5.5	—	—	±0.1	—	±1	—	±1	—	μA	
or	Gnd		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		
	Gnd		—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—		
Quiescent Device Current I _{CC}	V _{CC}	0	6	—	—	8	—	80	—	160	—	V	5.5	—	—	8	—	80	—	160	μA	
or	Gnd		—	—	—	—	—	—	—	—	—	or	5.5	—	—	—	—	—	—	—		
	Gnd		—	—	—	—	—	—	—	—	—	Gnd	5.5	—	—	—	—	—	—	—		
Additional Quiescent Device Current per input pin: 1 unit load ΔI _{CC} *												V _{CC} -2.1	4.5	to	—	100	360	—	450	—	490	μA
												5.5	—	—	—	—	—	—	—	—		
3-State Leakage Current I _{OZ}	V _{IL}	V = V _{CC}	6	—	—	±0.5	—	±5.0	—	±10	—	V _{IL}	5.5	—	—	±0.5	—	±5.0	—	±10	μA	
or	V _{IH}	or	—	—	—	—	—	—	—	—	—	or	5.5	—	—	±0.5	—	±5.0	—	±10		
	V _{IH}	Gnd	—	—	—	—	—	—	—	—	—	V _{IH}	5.5	—	—	±0.5	—	±5.0	—	±10		

*For dual-supply systems theoretical worst case (V_I = 2.4 V, V_{CC} = 5.5 V) specification is 1.8 mA.

HCT Input Loading Tables

CD54/74 HCT 540	
Input	Unit Loads*
A ₀ — A ₇	1
OE ₂	0.75
OE ₁	1.15

CD54/74 HCT 541	
Input	Unit Loads*
A ₀ — A ₇	0.4
OE ₂	0.75
OE ₁	1.15

*Unit Load is ΔI_{CC} limit specified in Static Characteristic Chart, e.g., 360 μA max. @ 25°C.

4302271 0065182 37T

CD54/74HC540, CD54/74HCT540 **CD54/74HC541, CD54/74HCT541**

RECOMMENDED OPERATING CONDITIONS:

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	LIMITS		UNITS
	MIN.	MAX.	
Supply-Voltage Range (For T_A = Full Package-Temperature Range) V_{CC} .*			
CD54/74HC Types	2	6	V
CD54/74HCT Types	4.5	5.5	V
DC Input or Output Voltage V_{IN} , V_{OUT}	0	V_{CC}	V
Operating Temperature T_A	-55	+125	°C
Input Rise and Fall Times t_r , t_f			
at 2 V	0	1000	ns
at 4.5 V	0	500	ns
at 6 V	0	400	ns

*Unless otherwise specified, all voltages are referenced to Ground.

SWITCHING CHARACTERISTICS ($V_{CC} = 5$ V, $T_A = 25^\circ$ C, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC		C _L (pF)	TYPICAL				UNITS
			540		541		
			HC	HCT	HC	HCT	
Propagation Delay							
Data to Output	t _{PHL} t _{PLH}	15	9	9	9	11	ns
Output Enable and Disable to Outputs	t _{PZH} , t _{PZL} , t _{PHZ} , t _{PLZ}	15	13	14	14	14	ns
Power Dissipation Capacitance*	C _{PD}	—	50	55	48	55	pF

* C_{PD} is used to determine the dynamic power consumption per channel.

$PD = V_{CC}^2 f_i (C_{PD} + C_L)$

f_i = input frequency.


C_L = output load capacitance

V_{CC} = supply voltage

SWITCHING CHARACTERISTICS ($C_L = 50$ pF, Input $t_r, t_f = 6$ ns)

CHARACTERISTIC	SYMBOL	V _{CC}	AMBIENT TEMPERATURE (T _A)												UNITS
			25° C				-40° C to +85° C				-55° C to +125° C				
			HC		HCT		HC		HCT		HC		HCT		
			Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	
Propagation Delay Data to Outputs HC/HCT 540	t _{PLH} t _{PHL}	2 4.5 6	— — —	110 22 19	— — —	— 24 —	— — —	140 28 24	— — —	— 30 —	— — —	165 33 28	— — —	— 36 —	ns
Propagation Delay Data to Outputs HC/HCT541	t _{PLH} t _{PHL}	2 4.5 6	— — —	115 23 20	— — —	— 28 —	— — —	145 29 25	— — —	— 35 —	— — —	175 35 30	— — —	— 42 —	ns
Propagation Delay Output Enable and Disable to Outputs	t _{PZH} , t _{PZL} , t _{PHZ} , t _{PLZ}	2 4.5 6	— — —	160 32 27	— — —	— 35 —	— — —	200 40 34	— — —	— 44 —	— — —	240 48 41	— — —	— 53 —	ns
Output Transition Time	t _{TLH} t _{THL}	2 4.5 6	— — —	60 12 10	— — —	— 12 —	— — —	75 15 13	— — —	— 15 —	— — —	90 18 15	— — —	— 18 —	ns
Input Capacitance	C _I		—	10	—	10	—	10	—	10	—	10	—	10	pF
3-State Output Capacitance	C _O		—	20	—	20	—	20	—	20	—	20	—	20	pF

CD54/74HC540, CD54/74HCT540 CD54/74HC541, CD54/74HCT541



	54/74HC	54/74HCT
Input Level	V_{CC}	3V
Switching Voltage, V_S	50% V_{CC}	1.3 V

Fig. 3 — Transition times and propagation delay times.






Fig. 4 — Three-state propagation delay test circuit.



CD54/74HC, HCT540 Types
TERMINAL ASSIGNMENT



CD54/74HC, HCT541 Types
TERMINAL ASSIGNMENT