


CD54AC563/3A
CD54ACT563/3A

T-46-07-11

Octal Transparent Latch, 3-State Inverting

The RCA CD54AC563/3A and CD54ACT563/3A are octal transparent 3-state latches that utilize the new RCA ADVANCED CMOS LOGIC technology. The outputs are transparent to the inputs when the Latch Enable (\overline{LE}) is HIGH. When the Latch Enable (\overline{LE}) goes LOW, the data is latched. The Output Enable (\overline{OE}) controls the 3-state outputs. When the Output Enable (\overline{OE}) is HIGH, the outputs are in the high-impedance state. The latch operation is independent of the state of the Output Enable.

The CD54AC563/3A and CD54ACT563/3A are supplied in 20-lead dual-in-line ceramic packages (F suffix).



Package Specifications

See Section 11, Fig. 13

FUNCTIONAL DIAGRAM & TERMINAL ASSIGNMENT

Static Electrical Characteristics (Limits with black dots (•) are tested 100%.)



CHARACTERISTICS	TEST CONDITIONS		V_{CC} (V)	AMBIENT TEMPERATURE (T_A) - °C				UNITS
				+25		-55 to +125		
				MIN.	MAX.	MIN.	MAX.	
3-State Leakage Current	I_{OZ}	V_{IH} or V_{IL} $V_O = V_{CC}$ or GND	5.5	—	$\pm 0.5\bullet$	—	$\pm 10\bullet$	μA
Quiescent Supply Current (MSI)	I_{CC}	V_{CC} or GND	5.5	—	$8\bullet$	—	$160\bullet$	μA

The complete static electrical test specification consists of the above by-type static tests combined with the standard static tests in the beginning of this section.

ACT INPUT LOADING TABLE

INPUT	UNIT LOAD*
\overline{OE}	0.87
Dn	0.5
\overline{LE}	0.8

*Unit load is ΔI_{CC} limit specified in Static Characteristics Chart, e.g., 2.4 mA max. @ 25° C.

Burn-In Test-Circuit Connections (Use Static II for /3A burn-in and Dynamic for Life Test.)

Static	STATIC BURN-IN I			STATIC BURN-IN II		
	OPEN	GROUND	V_{CC} (6V)	OPEN	GROUND	V_{CC} (6V)
CD54AC/ACT563	12-19	1-11	20	12-19	10	1-9,11,20
Dynamic	OPEN	GROUND	$1/2 V_{CC}$ (3V)	V_{CC} (6V)	OSCILLATOR	
CD54AC/ACT563	—	1,10	12-19	20	50 kHz	25 kHz
					11	2-9

NOTE: Each pin except V_{CC} and Gnd will have a resistor of 2k-47k ohms.

CD54AC563/3A
CD54ACT563/3A

SWITCHING CHARACTERISTICS: AC Series; $t_r, t_f = 3 \text{ ns}$, $C_L = 50 \text{ pF}$ (Worst Case)

CHARACTERISTICS	SYMBOL	V _{CC} (V)	-55 to +125°C		UNITS
			MIN.	MAX.	
Propagation Delays: Data to Qn	t _{PLH}	1.5	—	140	ns
	t _{PHL}	3.3* 5†	2.9 1.9	20 11.3•	
\overline{LE} on Qn	t _{PLH}	1.5	—	164	ns
	t _{PHL}	3.3 5	3.4 2.2	23 13.1•	
Output Enable and Disable Times	t _{PZL}	1.5	—	181	ns
	t _{PZH}	3.3	4.1	25.3	
	t _{PLZ}	5	2.6	14.5•	
	t _{PHZ}	5	2.6	14.5•	
Power Dissipation Capacitance	C _{PD} §	—	90 Typ.		pF
Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OHV}	5	4 Typ. @ 25°C		V
Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP}	5	1 Typ. @ 25°C		V
Input Capacitance	C _I	—	—	10	pF
3-State Output Capacitance	C _O	—	—	15	pF

SWITCHING CHARACTERISTICS: ACT Series; $t_r, t_f = 3 \text{ ns}$, $C_L = 50 \text{ pF}$ (Worst Case)

CHARACTERISTICS	SYMBOL	V _{CC} (V)	-55 to +125°C		UNITS
			MIN.	MAX.	
Propagation Delays Data to Qn	t _{PLH}	5†	1.8	12.7•	ns
	t _{PHL}				
\overline{LE} to Qn	t _{PLH}	5	2.6	14.5•	ns
	t _{PHL}				
Output Enable and Disable Times	t _{PZL}	5	2.6	14.5•	ns
	t _{PZH}				
	t _{PLZ}				
	t _{PHZ}				
Power Dissipation Capacitance	C _{PD} §	—	108 Typ.		pF
Min. (Valley) V _{OH} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OHV}	5	4 Typ. @ 25°C		V
Max. (Peak) V _{OL} During Switching of Other Outputs (Output Under Test Not Switching)	V _{OLP}	5	1 Typ. @ 25°C		V
Input Capacitance	C _I	—	—	10	pF
3-State Output Capacitance	C _O	—	—	15	pF

*3.3 V: min. is @ 3.6 V
max. is @ 3 V

†5 V: min. is @ 5.5 V
max. is @ 4.5 V

§C_{PD} is used to determine the dynamic power consumption per latch.

For AC, $P_D = V_{CC}^2 f_i (C_{PD} + C_L)$

For ACT, $P_D = V_{CC}^2 f_i (C_{PD} + C_L) + V_{CC} \Delta I_{CC}$ where f_i = input frequency
 C_L = output load capacitance
 V_{CC} = supply voltage

(Limits with black dots (•) are tested 100%.)