



POWER MOS 7™
FR6DFET

Power MOS 7™ is a new generation of low loss, high voltage, N-Channel enhancement mode power MOSFETS. Both conduction and switching losses are addressed with Power MOS 7™ by significantly lowering $R_{DS(ON)}$ and Q_g . Power MOS 7™ combines lower conduction and switching losses along with exceptionally fast switching speeds inherent with APT's patented metal gate structure.



- Lower Input Capacitance
- Increased Power Dissipation
- Lower Miller Capacitance
- Easier To Drive
- Lower Gate Charge, Q_g
- TO-247 or Surface Mount D³PAK Package
- **FAST RECOVERY BODY DIODE**

MAXIMUM RATINGS

All Ratings: $T_C = 25^\circ\text{C}$ unless otherwise specified.

Symbol	Parameter	APT5016	UNIT
V_{DSS}	Drain-Source Voltage	300	Volts
I_D	Continuous Drain Current @ $T_C = 25^\circ\text{C}$	54	Amps
I_{DM}	Pulsed Drain Current ①	216	
V_{GS}	Gate-Source Voltage Continuous	± 30	Volts
V_{GSM}	Gate-Source Voltage Transient	± 40	
P_D	Total Power Dissipation @ $T_C = 25^\circ\text{C}$	400	Watts
	Linear Derating Factor	3.20	W/ $^\circ\text{C}$
T_J, T_{STG}	Operating and Storage Junction Temperature Range	-55 to 150	$^\circ\text{C}$
T_L	Lead Temperature: 0.063" from Case for 10 Sec.	300	
I_{AR}	Avalanche Current ① (Repetitive and Non-Repetitive)	54	Amps
E_{AR}	Repetitive Avalanche Energy ①	30	mJ
E_{AS}	Single Pulse Avalanche Energy ④	1300	

STATIC ELECTRICAL CHARACTERISTICS

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
BV_{DSS}	Drain-Source Breakdown Voltage ($V_{GS} = 0\text{V}$, $I_D = 250\mu\text{A}$)	300			Volts
$I_{D(on)}$	On State Drain Current ② ($V_{DS} > I_{D(on)} \times R_{DS(on)}$ Max, $V_{GS} = 10\text{V}$)	54			Amps
$R_{DS(on)}$	Drain-Source On-State Resistance ② ($V_{GS} = 10\text{V}$, 0.5 $I_{D[Cont.]}$)			0.610	Ohms
I_{DSS}	Zero Gate Voltage Drain Current ($V_{DS} = V_{DSS}$, $V_{GS} = 0\text{V}$)			250	μA
	Zero Gate Voltage Drain Current ($V_{DS} = 0.8 V_{DSS}$, $V_{GS} = 0\text{V}$, $T_C = 125^\circ\text{C}$)			1000	
I_{GSS}	Gate-Source Leakage Current ($V_{GS} = \pm 30\text{V}$, $V_{DS} = 0\text{V}$)			± 100	nA
$V_{GS(th)}$	Gate Threshold Voltage ($V_{DS} = V_{GS}$, $I_D = 1\text{mA}$)	3		5	Volts


CAUTION: These Devices are Sensitive to Electrostatic Discharge. Proper Handling Procedures Should Be Followed.

APT Website - <http://www.advancedpower.com>

DYNAMIC CHARACTERISTICS

APT30M61 BFLL - SFL

Symbol	Characteristic	Test Conditions	MIN	TYP	MAX	UNIT
C_{iss}	Input Capacitance	$V_{GS} = 0V$ $V_{DS} = 25V$ $f = 1\text{ MHz}$		3830		pF
C_{oss}	Output Capacitance			910		
C_{rss}	Reverse Transfer Capacitance			43		
Q_g	Total Gate Charge ③	$V_{GS} = 10V$ $V_{DD} = 0.5 V_{DSS}$ $I_D = I_D[\text{Cont.}] @ 25^\circ C$		72		nC
Q_{gs}	Gate-Source Charge			19		
Q_{gd}	Gate-Drain ("Miller") Charge			28		
$t_d(\text{on})$	Turn-on Delay Time	$V_{GS} = 15V$ $V_{DD} = 0.5 V_{DSS}$ $I_D = I_D[\text{Cont.}] @ 25^\circ C$		12		ns
t_r	Rise Time			20		
$t_d(\text{off})$	Turn-off Delay Time			36		
t_f	Fall Time	$R_G = 1.6\Omega$		13		

SOURCE-DRAIN DIODE RATINGS AND CHARACTERISTICS

Symbol	Characteristic / Test Conditions	MIN	TYP	MAX	UNIT
I_S	Continuous Source Current (Body Diode)			54	Amps
I_{SM}	Pulsed Source Current ① (Body Diode)			216	
V_{SD}	Diode Forward Voltage ② ($V_{GS} = 0V$, $I_S = -I_D[\text{Cont.}]$)			1.3	Volts
dv/dt	Peak Diode Recovery dv/dt ⑤			8	V/ns
t_{rr}	Reverse Recovery Time ($I_S = -I_D[\text{Cont.}]$, $di/dt = 100A/\mu s$)	$T_j = 25^\circ C$		225	ns
		$T_j = 125^\circ C$		400	
Q_{rr}	Reverse Recovery Charge ($I_S = -I_D[\text{Cont.}]$, $di/dt = 100A/\mu s$)	$T_j = 25^\circ C$		1.0	μC
		$T_j = 125^\circ C$		4.2	
I_{RRM}	Peak Recovery Current ($I_S = -I_D[\text{Cont.}]$, $di/dt = 100A/\mu s$)	$T_j = 25^\circ C$		10	Amps
		$T_j = 125^\circ C$		20	

THERMAL CHARACTERISTICS

Symbol	Characteristic	MIN	TYP	MAX	UNIT
$R_{\theta JC}$	Junction to Case			0.31	°C/W
$R_{\theta JA}$	Junction to Ambient			40	

① Repetitive Rating: Pulse width limited by maximum junction temperature.

③ See MIL-STD-750 Method 3471


② Pulse Test: Pulse width < 380 μs , Duty Cycle < 2%

④ Starting $T_j = +25^\circ C$, $L = .89mH$, $R_G = 25\Omega$, Peak $I_L = 54A$

⑤ dv/dt numbers reflect the limitations of the test circuit rather than the device itself. $I_S \leq -I_D[\text{Cont.}]$, $dv/dt \leq 700A/\mu s$, $V_R \leq V_{DSS}$, $T_j \leq 150^\circ C$

APT Reserves the right to change, without notice, the specifications and information contained herein.

TO-247 Package Outline



D³PAK Package Outline

