

# MOS INTEGRATED CIRCUIT

# $\mu$ PD42S17805, 4217805

### 16 M-BIT DYNAMIC RAM

### 2 M-WORD BY 8-BIT, HYPER PAGE MODE

#### Description

The  $\mu$ PD42S17805, 4217805 are 2,097,152 words by 8 bits CMOS dynamic RAMs with optional hyper page mode. Hyper page mode is a kind of the page mode and is useful for the read operation. Besides, the  $\mu$ PD42S17805 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh. The  $\mu$ PD42S17805, 4217805 are packaged in 28-pin plastic TSOP (II) and 28-pin plastic SOJ.

#### Features

- Hyper page mode (EDO)
- 2,097,152 words by 8 bits organization
- Single +5.0 V  $\pm$ 10 % power supply

Part number	Power consumption Active (MAX.)	Access time (MAX.)	R/W cycle time (MIN.)	Hyper page mode cycle time (MIN.)
$\mu$ PD42S17805-60, 4217805-60	605 mW	60 ns	104 ns	25 ns
$\mu$ PD42S17805-70, 4217805-70	550 mW	70 ns	124 ns	30 ns

- The  $\mu$ PD42S17805 can execute  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh

Part number	Refresh cycle	Refresh	Power consumption at standby (MAX.)
$\mu$ PD42S17805	2,048 cycles/128 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh, $\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	1.4 mW (CMOS level input)
$\mu$ PD4217805	2,048 cycles/32 ms	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh, $\overline{\text{RAS}}$ only refresh, Hidden refresh	5.5 mW (CMOS level input)


The information in this document is subject to change without notice.

Ordering Information


Part number	Access time (MAX.)	Package	Refresh
		28-pin Plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ self refresh
μPD42S17805G5-60	60 ns		$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
μPD42S17805G5-70	70 ns	28-pin Plastic SOJ (400 mil)	$\overline{\text{RAS}}$ only refresh
			Hidden refresh
μPD42S17805LE-60	60 ns	28-pin Plastic TSOP (II) (400 mil)	$\overline{\text{CAS}}$ before $\overline{\text{RAS}}$ refresh
μPD42S17805LE-70	70 ns		$\overline{\text{RAS}}$ only refresh
		28-pin Plastic SOJ (400 mil)	Hidden refresh
μPD4217805G5-60	60 ns		
μPD4217805G5-70	70 ns		
		28-pin Plastic SOJ (400 mil)	
μPD4217805LE-60	60 ns		
μPD4217805LE-70	70 ns		

Pin Configurations (Marking Side)

28-pin Plastic TSOP (II) (400 mil)




28-pin Plastic SOJ (400 mil)



- A0 to A10 : Address Inputs
- I/O1 to I/O8: Data Inputs/Outputs
- RAS : Row Address Strobe
- CAS : Column Address Strobe
- WE : Write Enable
- OE : Output Enable
- Vcc : Power Supply
- GND : Ground
- NC : No Connection

Block Diagram



**Input/Output Pin Functions**

The μPD42S17805, 4217805 have input pins  $\overline{RAS}$ ,  $\overline{CAS}$ ,  $\overline{WE}$ ,  $\overline{OE}$ , A0 to A10 and input/output pins I/O1 to I/O8.

Pin name	Input/Output	Function
$\overline{RAS}$ (Row address strobe)	Input	$\overline{RAS}$ activates the sense amplifier by latching a row address and selecting a corresponding word line. It refreshes memory cell array of one line selected by the row address. It also selects the following function. • $\overline{CAS}$ before $\overline{RAS}$ refresh
$\overline{CAS}$ (Column address strobe)	Input	$\overline{CAS}$ activates data input/output circuit by latching column address and selecting a digit line connected with the sense amplifier.
A0 to A10 (Address inputs)	Input	Address bus. Input total 21-bit of address signal, upper 11-bit and lower 10-bit in sequence (address multiplex method). Therefore, one word is selected from 2,097,152-word by 8-bit memory cell array. In actual operation, latch row address by specifying row address and activating $\overline{RAS}$ . Then, switch the address bus to column address and activate $\overline{CAS}$ . Each address is taken into the device when $\overline{RAS}$ and $\overline{CAS}$ are activated. Therefore, the address input setup time ( $t_{ASR}$ , $t_{ASC}$ ) and hold time ( $t_{RAH}$ , $t_{CAH}$ ) are specified for the activation of $\overline{RAS}$ and $\overline{CAS}$ .
$\overline{WE}$ (Write enable)	Input	Write control signal. Write operation is executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{WE}$ .
$\overline{OE}$ (Output enable)	Input	Read control signal. Read operation can be executed by activating $\overline{RAS}$ , $\overline{CAS}$ and $\overline{OE}$ . If $\overline{WE}$ is activated during read operation, $\overline{OE}$ is to be ineffective in the device.  Therefore, read operation cannot be executed.
I/O1 to I/O8 (Data inputs/outputs)	Input/Output	8-bit data bus. I/O1 to I/O8 are used to input/output data.



**Cautions when using the hyper page mode**

1.  $\overline{\text{CAS}}$  access should be used to operate  $t_{\text{HPC}}$  at the MIN. value.
2. To make I/Os to Hi-Z in read cycle, it is necessary to control  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$ ,  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$  as follows. The effective specification depends on the state of each signal.
  - (1) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ : inactive,  $\overline{\text{OE}}$ : active  
 $t_{\text{OFC}}$  is effective when  $\overline{\text{RAS}}$  is inactivated before  $\overline{\text{CAS}}$  is inactivated.  
 $t_{\text{OR}}$  is effective when  $\overline{\text{CAS}}$  is inactivated before  $\overline{\text{RAS}}$  is inactivated.
  - (2) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are active or either  $\overline{\text{RAS}}$  or  $\overline{\text{CAS}}$  is active (in read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : inactive .....  $t_{\text{OE}}$  is effective.
  - (3) Both  $\overline{\text{RAS}}$  and  $\overline{\text{CAS}}$  are inactive or  $\overline{\text{RAS}}$  is active and  $\overline{\text{CAS}}$  is inactive (at the end of read cycle)  
 $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : active and either  $t_{\text{RRH}}$  or  $t_{\text{RCH}}$  must be met .....  $t_{\text{WEZ}}$  and  $t_{\text{WPZ}}$  are effective.
3. In read cycle, the effective specification depends on the state of  $\overline{\text{CAS}}$  signal when controlling data output with the  $\overline{\text{OE}}$  signal.
  - (1)  $\overline{\text{CAS}}$ : inactive,  $\overline{\text{OE}}$ : active .....  $t_{\text{CHO}}$  is effective.
  - (2)  $\overline{\text{CAS}}$ ,  $\overline{\text{OE}}$ : active .....  $t_{\text{OCH}}$  is effective.

**Electrical Specifications**

- All voltages are referenced to GND.
- After power up ( $V_{CC} \geq V_{CC(MIN.)}$ ), wait more than 100 μs ( $\overline{RAS}$ ,  $\overline{CAS}$  inactive) and then, execute eight  $\overline{CAS}$  before  $\overline{RAS}$  or  $\overline{RAS}$  only refresh cycles as dummy cycles to initialize internal circuit.

**Absolute Maximum Ratings**

Parameter	Symbol	Condition	Rating	Unit
Voltage on any pin relative to GND	$V_T$		-1.0 to +7.0	V
Supply voltage	$V_{CC}$		-1.0 to +7.0	V
Output current	$I_O$		50	mA
Power dissipation	$P_D$		1	W
Operating ambient temperature	$T_A$		0 to +70	°C
Storage temperature	$T_{stg}$		-55 to +125	°C

**Caution** Exposing the device to stress above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not meant to be operated under conditions outside the limits described in the operational section of this specification. Exposure to Absolute Maximum Rating conditions for extended periods may affect device reliability.

**Recommended Operating Conditions**

Parameter	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Supply voltage	$V_{CC}$		4.5	5.0	5.5	V
High level input voltage	$V_{IH}$		2.4		$V_{CC} + 1.0$	V
Low level input voltage	$V_{IL}$		-1.0		+0.8	V
Operating ambient temperature	$T_A$		0		70	°C

**Capacitance ( $T_A = 25\text{ °C}$ ,  $f = 1\text{ MHz}$ )**

Parameter	Symbol	Test Condition	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_{i1}$	Address			5	pF
	$C_{i2}$	$\overline{RAS}$ , $\overline{CAS}$ , $\overline{WE}$ , $\overline{OE}$			7	
Data input/output capacitance	$C_{i/O}$	I/O			7	pF

DC Characteristics (Recommended operating conditions unless otherwise noted)

Parameter		Symbol	Test Condition	MIN.	MAX.	Unit	Notes	
Operating current		I <sub>CC1</sub>	$\overline{RAS}, \overline{CAS}$ Cycling $t_{RC} = t_{RC(MIN.)}, I_O = 0 \text{ mA}$			mA	1, 2, 3	
				$t_{RAC} = 60 \text{ ns}$	110			
				$t_{RAC} = 70 \text{ ns}$	100			
Standby current	μPD42S17805	I <sub>CC2</sub>	$\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_O = 0 \text{ mA}$		2.0	mA		
			$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_O = 0 \text{ mA}$		0.25			
	μPD4217805		$\overline{RAS}, \overline{CAS} \geq V_{IH(MIN.)}, I_O = 0 \text{ mA}$		2.0			
	$\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}, I_O = 0 \text{ mA}$			1.0				
RAS only refresh current		I <sub>CC3</sub>	$\overline{RAS}$ Cycling, $\overline{CAS} \geq V_{IH(MIN.)}$ $t_{RC} = t_{RC(MIN.)}, I_O = 0 \text{ mA}$			mA	1, 2, 3, 4	
				$t_{RAC} = 60 \text{ ns}$	110			
				$t_{RAC} = 70 \text{ ns}$	100			
Operating current (Hyper page mode)		I <sub>CC4</sub>	$\overline{RAS} \leq V_{IL(MAX.)}, \overline{CAS}$ Cycling $t_{HPC} = t_{HPC(MIN.)}, I_O = 0 \text{ mA}$			mA	1, 2, 5	
				$t_{RAC} = 60 \text{ ns}$	90			
				$t_{RAC} = 70 \text{ ns}$	80			
CAS before RAS refresh current		I <sub>CC5</sub>	$\overline{RAS}$ Cycling $t_{RC} = t_{RC(MIN.)}, I_O = 0 \text{ mA}$			mA	1, 2	
				$t_{RAC} = 60 \text{ ns}$	110			
				$t_{RAC} = 70 \text{ ns}$	100			
CAS before RAS long refresh current (2,048 cycles / 128 ms, only for the μPD42S17805)		I <sub>CC6</sub>	CAS before RAS refresh: $t_{RC} = 62.5 \mu\text{s}$ $\overline{RAS}, \overline{CAS}$ : $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$  Standby: $\overline{RAS}, \overline{CAS} \geq V_{CC} - 0.2 \text{ V}$ Address: $V_{IH}$ or $V_{IL}$ $\overline{WE}, \overline{OE}: V_{IH}$ $I_O = 0 \text{ mA}$	$t_{RAS} \leq 300 \text{ ns}$		400	μA	1, 2
				$t_{RAS} \leq 1 \mu\text{s}$		500	μA	1, 2
CAS before RAS self refresh current (only for the μPD42S17805)		I <sub>CC7</sub>	$\overline{RAS}, \overline{CAS}$ : $t_{RASS} = 5 \text{ ms}$ $V_{CC} - 0.2 \text{ V} \leq V_{IH} \leq V_{IH(MAX.)}$ $0 \text{ V} \leq V_{IL} \leq 0.2 \text{ V}$ $I_O = 0 \text{ mA}$		250	μA	2	
Input leakage current		I <sub>I(L)</sub>	$V_I = 0 \text{ to } 5.5 \text{ V}$ All other pins not under test = 0 V	-10	+10	μA		
Output leakage current		I <sub>O(L)</sub>	$V_O = 0 \text{ to } 5.5 \text{ V}$ Output is disabled (Hi-Z)	-10	+10	μA		
High level output voltage		V <sub>OH</sub>	$I_O = -5.0 \text{ mA}$	2.4		V		
Low level output voltage		V <sub>OL</sub>	$I_O = +4.2 \text{ mA}$		0.4	V		


- Notes**
- I<sub>CC1</sub>, I<sub>CC3</sub>, I<sub>CC4</sub>, I<sub>CC5</sub> and I<sub>CC6</sub> depend on cycle rates (t<sub>RC</sub> and t<sub>HPC</sub>).
  - Specified values are obtained with outputs unloaded.
  - I<sub>CC1</sub> and I<sub>CC3</sub> are measured assuming that address can be changed once or less during  $\overline{RAS} \leq V_{IL(MAX.)}$  and  $\overline{CAS} \geq V_{IH(MIN.)}$ .
  - I<sub>CC3</sub> is measured assuming that all column address inputs are held at either high or low.
  - I<sub>CC4</sub> is measured assuming that all column address inputs are switched only once during each hyper page cycle.

■ 6427525 0091016 796 ■


**AC Characteristics (Recommended Operating Conditions unless otherwise noted)**

**AC Characteristics Test Conditions**


(1) Input timing specification



(2) Output timing specification



(3) Output load condition



**Common to Read, Write, Read Modify Write Cycle**

Parameter	Symbol	$t_{RAC} = 60 \text{ ns}$		$t_{RAC} = 70 \text{ ns}$		Unit	Notes	
		MIN.	MAX.	MIN.	MAX.			
Read / Write Cycle Time	$t_{RC}$	104	—	124	—	ns		
$\overline{RAS}$ Precharge Time	$t_{RP}$	40	—	50	—	ns		
$\overline{CAS}$ Precharge Time	$t_{CPN}$	10	—	10	—	ns		
$\overline{RAS}$ Pulse Width	$t_{RAS}$	60	10,000	70	10,000	ns	1	
$\overline{CAS}$ Pulse Width	$t_{CAS}$	10	10,000	12	10,000	ns		
$\overline{RAS}$ Hold Time	$t_{RSH}$	10	—	12	—	ns		
$\overline{CAS}$ Hold Time	$t_{CSH}$	40	—	50	—	ns		
$\overline{RAS}$ to $\overline{CAS}$ Delay Time	$t_{RCD}$	14	45	14	52	ns	2	
$\overline{RAS}$ to Column Address Delay Time	$t_{RAD}$	12	30	12	35	ns	2	
$\overline{CAS}$ to $\overline{RAS}$ Precharge Time	$t_{CRP}$	5	—	5	—	ns	3	
Row Address Setup Time	$t_{ASR}$	0	—	0	—	ns		
Row Address Hold Time	$t_{RAH}$	10	—	10	—	ns		
Column Address Setup Time	$t_{ASC}$	0	—	0	—	ns		
Column Address Hold Time	$t_{CAH}$	10	—	12	—	ns		
$\overline{OE}$ Lead Time Referenced to $\overline{RAS}$	$t_{OES}$	0	—	0	—	ns		
$\overline{CAS}$ to Data Setup Time	$t_{CLZ}$	0	—	0	—	ns		
$\overline{OE}$ to Data Setup Time	$t_{OLZ}$	0	—	0	—	ns		
$\overline{OE}$ to Data Delay Time	$t_{OED}$	13	—	15	—	ns		
Transition Time (Rise and Fall)	$t_r$	1	50	1	50	ns		
Refresh Time	μPD42S17805	$t_{REF}$	—	128	—	128	ms	4
	μPD4217805		—	32	—	32	ms	

- Notes** 1. In  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  refresh cycles,  $t_{\text{RAS}}(\text{MAX.})$  is 100 μs.  
 If  $10 \mu\text{s} < t_{\text{RAS}} < 100 \mu\text{s}$ ,  $\overline{\text{RAS}}$  precharge time for  $\overline{\text{CAS}}$  before  $\overline{\text{RAS}}$  self refresh ( $t_{\text{RPS}}$ ) is applied.
2. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

3.  $t_{\text{CRP}}(\text{MIN.})$  requirement is applied to  $\overline{\text{RAS}}$ ,  $\overline{\text{CAS}}$  cycles.  
 4. This specification is applied only to the μPD42S17805.

**Read Cycle**

Parameter	Symbol	$t_{\text{RAC}} = 60 \text{ ns}$		$t_{\text{RAC}} = 70 \text{ ns}$		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Access Time from $\overline{\text{RAS}}$	$t_{\text{RAC}}$	–	60	–	70	ns	1
Access Time from $\overline{\text{CAS}}$	$t_{\text{CAC}}$	–	15	–	18	ns	1
Access Time from Column Address	$t_{\text{AA}}$	–	30	–	35	ns	1
Access Time from $\overline{\text{OE}}$	$t_{\text{OEA}}$	–	15	–	18	ns	
Column Address Lead Time Referenced to $\overline{\text{RAS}}$	$t_{\text{RAL}}$	30	–	35	–	ns	
Read Command Setup Time	$t_{\text{RCS}}$	0	–	0	–	ns	
Read Command Hold Time Referenced to $\overline{\text{RAS}}$	$t_{\text{RRH}}$	0	–	0	–	ns	2
Read Command Hold Time Referenced to $\overline{\text{CAS}}$	$t_{\text{RCH}}$	0	–	0	–	ns	2
Output Buffer Turn-off Delay Time from $\overline{\text{OE}}$	$t_{\text{OEZ}}$	0	13	0	15	ns	3
$\overline{\text{CAS}}$ Hold Time to $\overline{\text{OE}}$	$t_{\text{CHO}}$	5	–	5	–	ns	

- Notes** 1. For read cycles, access time is defined as follows:

Input Conditions	Access Time	Access Time from $\overline{\text{RAS}}$
$t_{\text{RAD}} \leq t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$	$t_{\text{RAC}}(\text{MAX.})$
$t_{\text{RAD}} > t_{\text{RAD}}(\text{MAX.})$ and $t_{\text{RCD}} \leq t_{\text{RCD}}(\text{MAX.})$	$t_{\text{AA}}(\text{MAX.})$	$t_{\text{RAD}} + t_{\text{AA}}(\text{MAX.})$
$t_{\text{RCD}} > t_{\text{RCD}}(\text{MAX.})$	$t_{\text{CAC}}(\text{MAX.})$	$t_{\text{RCD}} + t_{\text{CAC}}(\text{MAX.})$

$t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}}(\text{MAX.})$  are specified as reference points only; they are not restrictive operating parameters. They are used to determine which access time ( $t_{\text{RAC}}$ ,  $t_{\text{AA}}$  or  $t_{\text{CAC}}$ ) is to be used for finding out when output data will be available. Therefore, the input conditions  $t_{\text{RAD}} \geq t_{\text{RAD}}(\text{MAX.})$  and  $t_{\text{RCD}} \geq t_{\text{RCD}}(\text{MAX.})$  will not cause any operation problems.

2. Either  $t_{\text{RCH}}(\text{MIN.})$  or  $t_{\text{RRH}}(\text{MIN.})$  should be met in read cycles.  
 3.  $t_{\text{OEZ}}(\text{MAX.})$  defines the time when the output achieves the condition of Hi-Z and is not referenced to  $V_{\text{OH}}$  or  $V_{\text{OL}}$ .

**Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
$\overline{WE}$ Hold Time Referenced to $\overline{CAS}$	t <sub>WCH</sub>	10	–	10	–	ns	1
$\overline{WE}$ Pulse Width	t <sub>WP</sub>	10	–	10	–	ns	1
$\overline{WE}$ Lead Time Referenced to $\overline{RAS}$	t <sub>RWL</sub>	10	–	12	–	ns	
$\overline{WE}$ Lead Time Referenced to $\overline{CAS}$	t <sub>CWL</sub>	10	–	12	–	ns	
$\overline{WE}$ Setup Time	t <sub>WCS</sub>	0	–	0	–	ns	2
$\overline{OE}$ Hold Time	t <sub>OEH</sub>	0	–	0	–	ns	
Data-in Setup Time	t <sub>DS</sub>	0	–	0	–	ns	3
Data-in Hold Time	t <sub>DH</sub>	10	–	10	–	ns	3

- Notes**
1. t<sub>WP</sub> (MIN.) is applied to late write cycles or read modify write cycles. In early write cycles, t<sub>WCH</sub> (MIN.) should be met.
  2. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle.
  3. t<sub>DS</sub> (MIN.) and t<sub>DH</sub> (MIN.) are referenced to the  $\overline{CAS}$  falling edge in early write cycles. In late write cycles and read modify write cycles, they are referenced to the  $\overline{WE}$  falling edge.

**Read Modify Write Cycle**

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
Read Modify Write Cycle Time	t <sub>RWC</sub>	133	–	157	–	ns	
$\overline{RAS}$ to $\overline{WE}$ Delay Time	t <sub>RWD</sub>	77	–	89	–	ns	1
$\overline{CAS}$ to $\overline{WE}$ Delay Time	t <sub>CWD</sub>	32	–	37	–	ns	1
Column Address to $\overline{WE}$ Delay Time	t <sub>AWD</sub>	47	–	54	–	ns	1

- Note**
1. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub> (MIN.), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (MIN.), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (MIN.) and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub> (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.

Hyper Page Mode

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Notes
		MIN.	MAX.	MIN.	MAX.		
Read / Write Cycle Time	t <sub>HPC</sub>	25	—	30	—	ns	1
RAS Pulse Width	t <sub>RASP</sub>	60	125,000	70	125,000	ns	
CAS Pulse Width	t <sub>HCAS</sub>	10	10,000	12	10,000	ns	
CAS Precharge Time	t <sub>CP</sub>	10	—	10	—	ns	
Access Time from CAS Precharge	t <sub>ACP</sub>	—	35	—	40	ns	
CAS Precharge to WE Delay Time	t <sub>CPWD</sub>	52	—	59	—	ns	2
RAS Hold Time from CAS Precharge	t <sub>RHCP</sub>	35	—	40	—	ns	
Read Modify Write Cycle Time	t <sub>HPRWC</sub>	66	—	75	—	ns	
Data Output Hold Time	t <sub>DHC</sub>	5	—	5	—	ns	
OE to CAS Hold Time	t <sub>OCH</sub>	5	—	5	—	ns	4
OE Precharge Time	t <sub>OEP</sub>	5	—	5	—	ns	
Output Buffer Turn-off Delay from WE	t <sub>WEZ</sub>	0	13	0	15	ns	3,4
WE Pulse Width	t <sub>WPZ</sub>	10	—	10	—	ns	4
Output Buffer Turn-off Delay from RAS	t <sub>OFR</sub>	0	13	0	15	ns	3,4
Output Buffer Turn-off Delay from CAS	t <sub>OFC</sub>	0	13	0	15	ns	3,4

**Notes 1.** t<sub>HPC</sub> (MIN.) is applied to CAS access.


2. If t<sub>WCS</sub> ≥ t<sub>WCS</sub> (MIN.), the cycle is an early write cycle and the data out will remain Hi-Z through the entire cycle. If t<sub>RWD</sub> ≥ t<sub>RWD</sub> (MIN.), t<sub>CWD</sub> ≥ t<sub>CWD</sub> (MIN.), t<sub>AWD</sub> ≥ t<sub>AWD</sub> (MIN.) and t<sub>CPWD</sub> ≥ t<sub>CPWD</sub> (MIN.), the cycle is a read modify write cycle and the data out will contain data read from the selected cell. If neither of the above conditions is met, the state of the data out is indeterminate.
3. t<sub>OFC</sub> (MAX.), t<sub>OFR</sub> (MAX.) and t<sub>WEZ</sub> (MAX.) define the time when the output achieves the conditions of Hi-Z and is not referenced to V<sub>OH</sub> or V<sub>OL</sub>.
4. To make I/Os to Hi-Z in read cycle, it is necessary to control RAS, CAS, WE, OE as follows. The effective specification depends on state of each signal.
  - (1) Both RAS and CAS are inactive (at the end of the read cycle)  
 WE: inactive, OE: active  
 t<sub>OFC</sub> is effective when RAS is inactivated before CAS is inactivated.  
 t<sub>OFR</sub> is effective when CAS is inactivated before RAS is inactivated.
  - (2) Both RAS and CAS are active or either RAS or CAS is active (in read cycle)  
 WE, OE: inactive ..... t<sub>WEZ</sub> is effective.
  - (3) Both RAS and CAS are inactive or RAS is active and CAS is inactive (at the end of read cycle)  
 WE, OE: active and either t<sub>TRRH</sub> or t<sub>TRCH</sub> must be met ..... t<sub>WEZ</sub> and t<sub>WPZ</sub> are effective.
  - (4) WE: inactive (in read cycle)  
 CAS: inactive, OE: active ..... t<sub>OCH</sub> is effective.  
 CAS, OE: active ..... t<sub>OCH</sub> is effective.

Refresh Cycle

Parameter	Symbol	t <sub>RAC</sub> = 60 ns		t <sub>RAC</sub> = 70 ns		Unit	Note
		MIN.	MAX.	MIN.	MAX.		
CAS Setup Time	t <sub>CSR</sub>	5	-	5	-	ns	
CAS Hold Time (CAS before RAS Refresh)	t <sub>CHR</sub>	10	-	10	-	ns	
RAS Precharge CAS Hold Time	t <sub>RPC</sub>	5	-	5	-	ns	
RAS Pulse Width (CAS before RAS Self Refresh)	t <sub>RASS</sub>	100	-	100	-	μs	1
RAS Precharge Time (CAS before RAS Self Refresh)	t <sub>RPS</sub>	110	-	130	-	ns	1
CAS Hold Time (CAS before RAS Self Refresh)	t <sub>CHS</sub>	-50	-	-50	-	ns	1
WE Setup Time	t <sub>WSR</sub>	10	-	10	-	ns	
WE Hold Time	t <sub>WHR</sub>	15	-	15	-	ns	


**Note 1.** This specification is applied only to the μPD42S17805.

Read Cycle



■ 6427525 0091022 T9T ■

Early Write Cycle




Remark  $\overline{OE}$ : Don't care

6427525 0091023 926



Read Modify Write Cycle










Hyper Page Mode Early Write Cycle




- Remarks**
1.  $\overline{OE}$ : Don't care
  2. In the hyper page mode, read, write and read modify write cycles are available for each of the consecutive CAS cycles within the same RAS cycle.







**CAS Before RAS Self Refresh Cycle (Only for the μPD42S17805)**



**Remark** Address,  $\overline{OE}$  : Don't care I/O : Hi-Z

**Cautions on Use of CAS Before RAS Self Refresh**

CAS before RAS self refresh can be used independently when used in combination with distributed CAS before RAS long refresh; However, when used in combination with burst CAS before RAS long refresh or with long RAS only refresh (both distributed and burst), the following cautions must be observed.

**(1) Normal Combined Use of CAS Before RAS Self Refresh and Burst CAS Before RAS Long Refresh**

When CAS before RAS self refresh and burst CAS before RAS long refresh are used in combination, please perform CAS before RAS refresh 2,048 times within a 32 ms interval just before and after setting CAS before RAS self refresh.

**(2) Normal Combined Use of CAS Before RAS Self Refresh and Long RAS Only Refresh**


When CAS before RAS self refresh and RAS only refresh are used in combination, please perform RAS only refresh 2,048 times within a 32 ms interval just before and after setting CAS before RAS self refresh.

**(3) If  $t_{RASS(MIN)}$  is not satisfied at the beginning of CAS before RAS self refresh cycles ( $t_{RASS} < 100 \mu s$ ), CAS before RAS refresh cycles will be executed one time.**

If  $10 \mu s < t_{RASS} < 100 \mu s$ , RAS precharge time for CAS before RAS self refresh ( $t_{RPS}$ ) is applied. And refresh cycles (2,048/128 ms) should be met.


For details, please refer to **How to use DRAM User's Manual**.

**CAS Before RAS Refresh Cycle**




**Remark** Address,  $\overline{\text{OE}}$ : Don't care I/O: Hi-Z

**RAS Only Refresh Cycle**




**Remark**  $\overline{\text{WE}}$ ,  $\overline{\text{OE}}$ : Don't care I/O: Hi-Z

Hidden Refresh Cycle (Read)




Hidden Refresh Cycle (Write)



Remark  $\overline{\text{OE}}$ : Don't care

**Test Mode Set Cycle ( $\overline{WE}$ ,  $\overline{CAS}$  Before  $\overline{RAS}$  Refresh Cycle)**



**Remark** Address,  $\overline{OE}$ : Don't care I/O: Hi-Z

**Test Mode**

By using the test mode, the test time can be reduced. The reason for this is that, the memory emulates the  $\times 16$ -bit organization during test mode. Don't care about the input levels of the  $\overline{CAS}$  input A0.

**(1) Setting the mode**

Executing the test mode cycle ( $\overline{WE}$ ,  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle) sets the test mode.

**(2) Write/read operation**

When either a "0" or a "1" is written to the input pin in test mode, this data is written to 16 bits of memory cell.

Next, when the data is read from the output pin at the same address, the cell can be checked.

Output = "1": Normal write (all memory cells)

Output = "0": Abnormal write

**(3) Refresh**


Refresh in the test mode must be performed with the  $\overline{RAS}$  /  $\overline{CAS}$  cycle or with the  $\overline{WE}$ ,  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle. The  $\overline{WE}$ ,  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle use the same counter as the  $\overline{CAS}$  before  $\overline{RAS}$  refresh's internal counter.

**(4) Mode Cancellation**

The test mode is cancelled by executing one cycle of  $\overline{RAS}$  only refresh cycle or  $\overline{CAS}$  before  $\overline{RAS}$  refresh cycle.

Package Drawings

28PIN PLASTIC TSOP(II) (400 mil)



NOTE


Each lead centerline is located within 0.21 mm (0.009 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
A	18.63 MAX.	0.734 MAX.
B	1.075 MAX.	0.043 MAX.
C	1.27 (T.P.)	0.050 (T.P.)
D	0.42 <sup>+0.08</sup> / <sub>-0.07</sub>	0.017±0.003
E	0.1±0.05	0.004±0.002
F	1.2 MAX.	0.048 MAX.
G	0.97	0.038
H	11.76±0.2	0.463±0.008
I	10.16±0.1	0.400±0.004
J	0.8±0.2	0.031 <sup>+0.009</sup> / <sub>-0.008</sub>
K	0.145 <sup>+0.025</sup> / <sub>-0.015</sub>	0.006±0.001
L	0.5±0.1	0.020 <sup>+0.004</sup> / <sub>0.005</sub>
M	0.21	0.009
N	0.10	0.004
P	3° <sup>+7°</sup> / <sub>-3°</sub>	3° <sup>+7°</sup> / <sub>-3°</sub>

S28G5-50-7JD3

6427525 0091038 357

28 PIN PLASTIC SOJ (400 mil)



**NOTE**

Each lead centerline is located within 0.12 mm (0.005 inch) of its true position (T.P.) at maximum material condition.

P28LE-400A1

ITEM	MILLIMETERS	INCHES
B	18.67 <sup>+0.2</sup> <sub>-0.35</sub>	0.735 <sup>+0.008</sup> <sub>-0.013</sub>
C	10.16	0.400
D	11.18±0.2	0.440 <sup>+0.008</sup> <sub>-0.007</sub>
E	1.08±0.15	0.043 <sup>+0.006</sup> <sub>-0.007</sub>
F	0.74	0.029
G	3.5±0.2	0.138 <sup>+0.008</sup> <sub>-0.007</sub>
H	2.545±0.2	0.100±0.008
I	0.8 MIN.	0.031 MIN.
J	2.6	0.102
K	1.27 (T.P.)	0.050 (T.P.)
M	0.40±0.10	0.016 <sup>+0.004</sup> <sub>-0.005</sub>
N	0.12	0.005
P	9.40±0.20	0.370 <sup>+0.008</sup> <sub>-0.007</sub>
Q	0.10	0.004
T	R 0.85	R 0.033
U	0.20 <sup>+0.10</sup> <sub>-0.05</sub>	0.008 <sup>+0.004</sup> <sub>-0.002</sub>

**Recommended Soldering Conditions**

Please consult with our sales offices for soldering conditions of the  $\mu$ PD42S17805, 4217805.

**Types of Surface Mount Device**

$\mu$ PD42S17805G5, 4217805G5 : 28-pin plastic TSOP (II) (400 mil)  
 $\mu$ PD42S17805LE, 4217805LE : 28-pin plastic SOJ (400 mil)