

NM27LV010B

1,048,576-Bit (128k x 8) Low Voltage EPROM

General Description

The NM27LV010B is a high performance Low Voltage Electrically Programmable Read Only Memory. It is manufactured using National's latest 0.8μ CMOS split gate AMG™ EPROM technology. This technology allows the part to operate at speeds as fast as 250 ns over industrial temperatures (-40°C to $+85^{\circ}\text{C}$).


This Low Voltage and Low Power EPROM is designed with power sensitive hand held and portable battery products in mind. This allows for code storage of firmware for applications like notebook computers, palm top computers, cellular phones, and HDD.

Small outline packages are just as critical to portable applications as Low Voltage and Low Power. National Semiconductor has foreseen this need and provides windowed LCC for prototyping and software development, PLCC for production runs, and TSOP for PC board sensitive users. The NM27LV010B is one member of National's growing Low Voltage product family.

Features

- 2.7V to 3.6V operation
- 250 ns access time
- Low current operation
 - 8 mA I_{CC} Active Current @ 5 MHz (Typ)
 - 15 μA I_{CC} Standby Current @ 5 MHz (Typ)
- Ultra low power operation
 - 50 μW Standby Power @ 3.3V (Typ)
 - 27 mW Active Power @ 3.3V (Typ)
- Surface mount package options
 - 32-pin TSOP
 - 32-pin PLCC

Block Diagram




TL/D/12333-1

TRI-STATE® is a registered trademark of National Semiconductor Corporation
AMG™ is a trademark of WSI Incorporated

NM27LV010B 1,048,576-Bit (128k x 8) Low Voltage EPROM

Connection Diagrams


PLCC and CLCC Pin Configuration



Top View

TL/D/12333-2

TSOP Pin Configuration



Top View

TL/D/12333-3

Commercial Temperature Range (0°C to +70°C)
V_{CC} = 2.7V–3.6V

Parameter/Order Number	Access Time (ns)
NM27LV010B C, V, T 250	250
NM27LV010B C, V, T 300	300

Pin Names

A0–A16	Addresses
\overline{CE}	Chip Enable
\overline{OE}	Output Enable
O0–O7	Outputs
PGM	Program
XX	Don't Care (During Read)
V _{PP}	Programming Voltage

Industrial Temperature Range (–40°C to +85°C)
V_{CC} = 2.7V–3.6V

Parameter/Order Number	Access Time (ns)
NM27LV010B CE, VE, TE	250
NM27LV010B CE, VE, TE	300

Package Types: NM27LV010B C, V, T

C = Quartz-Windowed LCC Package

V = PLCC Package

T = TSOP Package

- All packages conform to JEDEC standard.
- All versions are guaranteed to function at slower speeds.
- Consult your National Semiconductor sales office for new released products and packages.
- Consult your National Semiconductor representative for custom products for your specific application.

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Storage Temperature	-65°C to +150°C
All Input Voltage except A9 with Respect to Ground	-0.6V to +7V
V _{PP} and A9 with Respect to Ground	-0.7V to +14V
V _{CC} Supply Voltage with Respect to Ground	-0.6V to +7V
ESD Protection	> 2000V
All Output Voltages with Respect to Ground (Note 10)	V _{CC} + 1.0V to GND - 0.6V

Operating Range

Range	Temperature	V _{CC}	Tolerance
Commercial	0°C to +70°C	2.7V-3.6V	
Industrial	-40°C to +85°C	2.7V-3.6V	

DC Read Characteristics (Over Operating Range with V_{PP} = V_{CC})

Symbol	Parameter	Conditions	Min	Max	Units
V _{IL}	Input Low Level		-0.3	0.6	V
V _{IH}	Input High Level		2.0	V _{CC} + 0.3	V
V _{OL1}	Output Low Voltage (TTL)	I _{OL} = 2.1 mA		0.4	V
V _{OH1}	Output High Voltage (TTL)	I _{OH} = -400 μA	2.2		V
V _{OL2}	Output Low Voltage	I _{OL} = 100 μA		0.2	V
V _{OH2}	Output High Voltage (CMOS)	I _{OH} = 100 μA	V _{CC} - 0.3		V
I _{SB1}	V _{CC} Standby Current (CMOS)	\overline{CE} = 2.7V-3.6V		50	μA
I _{SB2}	V _{CC} Standby Current (TTL)	\overline{CE} = V _{IH}		1	mA
I _{CC}	V _{CC} Active Current	\overline{CE} = \overline{OE} = V _{IL} , I/O = 0 μA	f = 5 MHz	15	mA
I _{PP}	V _{PP} Supply Current	V _{PP} = V _{CC}		10	μA
I _{LI}	Input Load Current	V _{IN} = 3.0V or GND		1	μA
I _{LO}	Output Leakage Current	V _{OUT} = 3.3V or GND	-1	10	μA

AC Read Characteristics (Over Operating Range with V_{PP} = V_{CC})

Symbol	Parameter	250		300		Units
		Min	Max	Min	Max	
t _{ACC}	Address to Output Delay		250		300	ns
t _{CE}	\overline{CE} to Output Delay		250		250	ns
t _{OE}	\overline{OE} to Output Delay		75		75	ns
t _{DF}	Output Disable to Output Float (Note 2)		50		50	ns
t _{OH}	Output Hold from Addresses, \overline{CE} or \overline{OE} , Whichever Occurred First (Note 2)	0		0		ns


Capacitance $T_A = +25^\circ\text{C}$, $f = 1\text{ MHz}$ (Note 2)

Symbol	Parameter	Conditions	Typ	Max	Units
C_{IN1}	Input Capacitance	$V_{IN} = 0\text{V}$	9	15	pF
C_{OUT}	Output Capacitance	$V_{OUT} = 0\text{V}$	12	15	pF

AC Test Conditions

Output Load	1 TTL Gate and $CL = 100\text{ pF}$ (Note 8)	Timing Measurement Reference Level	
Input Rise and Fall Times	$\leq 5\text{ ns}$	Inputs	0.8V and 2V
Input Pulse Levels	0.45V to 2.4V	Outputs	0.8V and 2V

AC Waveforms (Notes 6, 7 and 9)



TL/D/12333-4

*After power-up (stable V_{CC}), a high-to-low transition of \overline{CE} is required before the first byte of data is read

Note 1: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

Note 2: This parameter is only sampled and is not 100% tested.

Note 3: \overline{OE} may be delayed up to $t_{ACC} - t_{OE}$ after the falling edge of \overline{CE} without impacting t_{ACC} .

Note 4: The t_{DF} and t_{CF} compare level is determined as follows: High to TRI-STATE*, the measured V_{OH1} (DC) - 0.10V; Low to TRI-STATE, the measured V_{OL1} (DC) + 0.10V.

Note 5: TRI-STATE may be attained using \overline{OE} or \overline{CE} .

Note 6: The power switching characteristics of EPROMs require careful device decoupling. It is recommended that at least a 0.1 μF ceramic capacitor be used on every device between V_{CC} and GND.

Note 7: The outputs must be restricted to $V_{CC} + 1.0\text{V}$ to avoid latch-up and device damage.

Note 8: 1 TTL Gate $I_{OL} = 1.6\text{ mA}$, $I_{OH} = -400\text{ }\mu\text{A}$. $C_L = 100\text{ pF}$ includes fixture capacitance.


Note 9: V_{PP} may be connected to V_{CC} except during programming.

Note 10: Inputs and outputs can undershoot to -2.0V for 20 ns max.

Programming Characteristics (Notes 1, 2, 3, 4 and 5)

Symbol	Parameter	Conditions	Min	Typ	Max	Units
t_{AS}	Address Setup Time		1			μs
t_{OES}	\overline{OE} Setup Time		1			μs
t_{CES}	\overline{CE} Setup Time		1			
t_{DS}	Data Setup Time		1			μs
t_{VPS}	V_{PP} Setup Time		1			
t_{VCS}	V_{CC} Setup Time		1			μs
t_{AH}	Address Hold Time		0			μs
t_{DH}	Data Hold Time		1			μs
t_{DF}	Output Enable to Output Float Delay	$\overline{CE}/\overline{PGM} = V_{IL}$	0		60	ns
t_{PW}	Program Pulse Width		95	100	105	μs
t_{OE}	Data Valid from \overline{OE}	$\overline{CE}/\overline{PGM} = V_{IL}$			100	μs
I_{PP}	V_{PP} Supply Current during Programming Pulse	$\overline{CE}/\overline{PGM} = V_{IL}$			20	mA
I_{CC}	V_{CC} Supply Current				20	mA
T_A	Temperature Ambient		20	25	30	$^{\circ}\text{C}$
V_{CC}	Power Supply Voltage		6	6.25	6.5	V
V_{PP}	Programming Supply Voltage		12.5	12.75	13	V
t_{FR}	Input Rise, Fall Time		5			ns
V_{IL}	Input Low Voltage			0	0.45	V
V_{IH}	Input High Voltage		2.4	4		V
t_{IN}	Input Timing Reference Voltage		0.8		2	V
t_{OUT}	Output Timing Reference Voltage		0.8		2	V

Programming Waveform (Note 3)



TL/D/12333-5

Note 1: National's standard product warranty applies only to devices programmed to specifications described herein

Note 2: V_{CC} must be applied simultaneously or before V_{PP} and removed simultaneously or after V_{PP} . The EPROM must not be inserted into or removed from a board with voltage applied to V_{PP} or V_{CC} .

Note 3: The maximum absolute allowable voltage which may be applied to the V_{PP} pin during programming is 14V. Care must be taken when switching the V_{PP} supply to prevent any overshoot from exceeding this 14V maximum specification. At least a 0.1 μF capacitor is required across V_{CC} to GND to suppress spurious voltage transients which may damage the device.

Note 4: Programming and program verify are tested with the Fast Program Algorithm at typical power supply voltages and timings.

Note 5: During power up, the PGM pin must be brought high (V_{IH}) either coincident with or before power is applied to V_{PP} .

Fast Programming Algorithm Flow Chart




FIGURE 1

TL/D/12933-6

Functional Description

DEVICE OPERATION

The six modes of operation of the EPROM are listed in Table I. It should be noted that all inputs for the six modes are at TTL levels. The power supplies required are V_{CC} and V_{PP} . The V_{PP} power supply must be at 12.75V during the three programming modes, and must be at 3.3V in the other three modes. The V_{CC} power must be at 6.25V during the three programming modes, and at 3.3V in the other three modes.

Read Mode

The EPROM has two control functions, both of which must be logically active in order to obtain data at the outputs. Chip Enable (\overline{CE}) is the power control and should be used for device selection. Output Enable (\overline{OE}) is the output control and should be used to gate data to the output pins, independent of device selection. Assuming that addresses are stable, address access time (t_{ACC}) is equal to the delay from \overline{CE} to output (t_{CE}). Data is available at the outputs t_{OE} after the falling edge of \overline{OE} , assuming that \overline{CE} has been low and addresses have been stable for at least $t_{ACC} - t_{OE}$.

Standby Mode

The EPROM has a standby mode which reduces the active power dissipation by over 99%, from 2.7 mW to 50 μ W. The EPROM is placed in the standby mode by applying a CMOS high signal to the \overline{CE} input. When in standby mode, the outputs are in a high impedance state, independent of the \overline{OE} input.

Output Disable

The EPROM is placed in output disable by applying a TTL high signal to the \overline{OE} input. When in output disable all circuitry is enabled, except the outputs are in a high impedance state (TRI-STATE).

Output OR-Tying

Because the EPROM is usually used in larger memory arrays, National has provided a 2-line control function that accommodates this use of multiple memory connections. The 2-line control function allows for:

- a) the lowest possible memory power dissipation, and
- b) complete assurance that output bus contention will not occur.

To most efficiently use these two control lines, it is recommended that \overline{CE} be decoded and used as the primary device selecting function, while \overline{OE} be made a common connection to all devices in the array and connected to the READ line from the system control bus. This assures that all selected memory devices are in their low power standby modes and that the output pins are active only when data is desired from a particular memory device.

Programming

CAUTION: Exceeding 14V on pin 22 (V_{PP}) will damage the EPROM.

Initially, and after each erasure, all bits of the EPROM are in the "1's" state. Data is introduced by selectively programming "0's" into the desired bit locations. Although only "0's" will be programmed, both "1's" and "0's" can be presented in the data word. The only way to change a "0" to a "1" is by ultraviolet light erasure.

The EPROM is in the programming mode when the V_{PP} power supply is at 12.75V and \overline{OE} is at V_{IH} . It is required

that at least a 0.1 μ F capacitor be placed across V_{CC} to GND to suppress spurious voltage transients which may damage the device. The data to be programmed is applied 8 bits in parallel to the data output pins. The levels required for the address and data inputs are TTL.

When the address and data are stable, an active low, TTL program pulse is applied to the PGM input. A program pulse must be applied at each address location to be programmed.

The EPROM is programmed with the Fast Programming Algorithm shown in Figure 1. Each address is programmed with a series of 100 μ s pulses until it verifies good, up to a maximum of 25 pulses. Most memory cells will program with a single 100 μ s pulse.

The EPROM must not be programmed with a DC signal applied to the PGM input.

Programming multiple EPROMs in parallel with the same data can be easily accomplished due to the simplicity of the programming requirements. Like inputs of the parallel EPROM may be connected together when they are programmed with the same data. A low level TTL pulse applied to the PGM input programs the paralleled EPROM.

Program Inhibit

Programming multiple EPROMs in parallel with different data is also easily accomplished. Except for \overline{CE} , all like inputs (including \overline{OE} and PGM) of the parallel EPROM may be common. A TTL low level program pulse applied to an EPROM's PGM input with \overline{CE} at V_{IL} and V_{PP} at 12.75V will program that EPROM. A TTL high level \overline{CE} input inhibits the other EPROMs from being programmed.

Program Verify

A verify should be performed on the programmed bits to determine whether they were correctly programmed. The verify may be performed with V_{PP} at 6.25V. V_{PP} must be at V_{CC} except during programming and program verify.

AFTER PROGRAMMING

Opaque labels should be placed over the EPROM window to prevent unintentional erasure. Covering the window will also prevent temporary functional failure due to the generation of photo currents.

MANUFACTURER'S IDENTIFICATION CODE

The EPROM has a manufacturer's identification code to aid in programming. When the device is inserted in an EPROM programmer socket, the programmer reads the code and then automatically calls up the specific programming algorithm for the part. This automatic programming control is only possible with programmers which have the capability of reading the code.

The manufacturer's identification code, shown in Table II, specifically identifies the manufacture and device type. The code for NM27LV010B is "8F86", where "8F" designates that it is made by National Semiconductor, and "86" designates a 1 Mbit (128k x 8) part.

The code is accessed by applying $12V \pm 0.5V$ to address pin A9. Addresses A1-A8, A10-A16 and all control pins are held at V_{IL} . Address pin A0 is held at V_{IL} for the manufacturer's code and held at V_{IH} for the device code. The code is read on the eight data pins, O0-O7. Proper code access is only guaranteed at $25^\circ C \pm 5^\circ C$.

Functional Description (Continued)

ERASURE CHARACTERISTICS

The erasure characteristics of the device are such that erasure begins to occur when exposed to light with wavelengths shorter than approximately 4000 Angstroms (Å). It should be noted that sunlight and certain types of fluorescent lamps have wavelengths in the 3000Å–4000Å range.

The recommended erasure procedure for the EPROM is exposure to short wave ultraviolet light which has a wavelength of 2537Å. The integrated dose (i.e., UV intensity × exposure time) for erasure should be a minimum of 30 Wsec/cm².

The EPROM should be placed within one inch of the lamp tubes during erasure. Some lamps have a filter on their tubes which should be removed before erasure.

An erasure system should be calibrated periodically. The distance from lamp to device should be maintained at one inch. The erasure time increases at the square of the distance from the lamp (if distance is doubled the erasure time increases by factor of four). Lamps lose intensity as they age. When a lamp is changed, the distance has changed or the lamp has aged, the system should be checked to make certain full erasure is occurring. Incomplete erasure will cause symptoms that can be misleading. Programmers,

components, and even system designs have been erroneously suspected when incomplete erasure was the problem.

SYSTEM CONSIDERATION

The power switching characteristics of EPROMs require careful decoupling of the devices. The supply current, I_{CC}, has three segments that are of interest to the system designer: the standby current level, the active current level and the transient current peaks that are produced by voltage transitions on input pins. The magnitude of these transient current peaks is dependent on the output capacitance loading of the device. The associated V_{CC} transient voltage peaks can be suppressed by properly selected decoupling capacitors. It is recommended that at least a 0.1 μF ceramic capacitor be used on every device between V_{CC} and GND. This should be a high frequency capacitor of low inherent inductance. In addition, at least a 4.7 μF bulk electrolytic capacitor should be used between V_{CC} and GND for each eight devices. The bulk capacitor should be located near where the power supply is connected to the array. The purpose of the bulk capacitor is to overcome the voltage drop caused by the inductive effects of the PC board traces.

Mode Selection

The modes of operation of the NM27LV010B are listed in Table I. All inputs are TTL levels except for V_{PP} and A9 for device signature.

TABLE I. Modes Selection


Pins	CE	OE	PGM	V _{PP}	V _{CC}	Outputs
Mode						
Read	V _{IL}	V _{IL}	X	V _{CC}	3.3V	D _{OUT}
Output Disable	X	V _{IH}	X	V _{CC}	3.3V	High Z
Standby	V _{IH}	X	X	V _{CC}	3.3V	High Z
Programming	V _{IL}	V _{IH}	V _{IL}	12.75V	6.25V	D _{IN}
Program Verify	V _{IL}	V _{IL}	V _{IH}	12.75V	12.75V	D _{OUT}
Program Inhibit	V _{IH}	V _{IH}	X	12.75V	6.25V	High Z

Note: X can be V_{IL} or V_{IH}

TABLE II. Manufacturer's Identification Code

Pins	A0 (12)	A9 (26)	O7 (21)	O6 (20)	O5 (19)	O4 (18)	O3 (17)	O2 (15)	O1 (14)	O0 (13)	Hex Data
Manufacturer Code	V _{IL}	12V	1	0	0	0	1	1	1	1	8F
Device Code	V _{IH}	12V	1	0	0	0	0	1	1	0	86

Physical Dimensions inches (millimeters)




DETAIL A

TYPICAL

MBH32A (REV B)

32-Lead TSOP Package (T)
Order Number NM27LV010BTXXX
NS Package Number MBH32A



32-Lead PLCC Package (V)
Order Number NM27LV010BVXXX
NS Package Number VA32A

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform, when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation
 2900 Semiconductor Drive
 P O Box 58090
 Santa Clara, CA 95052-8090
 Tel (800) 272-9958
 TWX (910) 339-9240

National Semiconductor GmbH
 Industriestrasse 10
 D 82256 Fürstentfeldbruck
 Germany
 Tel (D-81 41) 103-0
 Telex 527649
 Fax: (0 81 41) 10-35-06

National Semiconductor Japan Ltd
 Sumitomo Chemical
 Engineering Center
 Bldg 7F
 1-7-1, Nakase Mihama Ku
 Chiba-City
 Chiba Prefecture 261
 Tel (043) 239-2300
 Fax (043) 239-2500

National Semiconductor Hong Kong Ltd.
 13th Floor, Straight Block
 Ocean Centre, 5 Canton Rd
 Tsimshatsui, Kowloon
 Hong Kong
 Tel (852) 737 1600
 Telex 51292 NSHKL
 Fax (852) 736 9960

National Semiconductores Do Brazil Ltda.
 Rue Deputado Lacerda Franco
 120-3A
 Sao Paulo-SP
 Brazil 05418-000
 Tel (55 11) 212 5086
 Telex 391 1131931 NSBR BR
 Fax (55 11) 212 1181

National Semiconductor (Australia) Pty, Ltd
 16 Business Park Dr
 Notting Hill, VIC 3168
 Australia
 Tel (3) 558-9999
 Fax (3) 558-9998

patent licenses are implied and National reserves the right at any

6501126 0071518 140

48573

5

10