Low-Voltage 16-Bit D-Type Flip-Flop with Bus Hold 1.8/2.5/3.3 V

(3-State, Non-Inverting)

The 74ALVCH16374 is an advanced performance, non-inverting 16-bit D-type flip-flop. It is designed for very high-speed, very low-power operation in 1.8 V, 2.5 V or 3.3 V systems. The VCXH16374 is byte controlled, with each byte functioning identically, but independently. Each byte has separate Output Enable and Clock Pulse inputs. These control pins can be tied together for full 16-bit operation.

The 74ALVCH16374 consists of 16 edge–triggered flip–flops with individual D–type inputs and 3.6 V–tolerant 3–state outputs. The clocks (CPn) and Output Enables (\overline{OEn}) are common to all flip–flops within the respective byte. The flip–flops will store the state of individual D inputs that meet the setup and hold time requirements on the LOW–to–HIGH Clock (CP) transition. With the \overline{OE} LOW, the contents of the flip–flops are available at the outputs. When the \overline{OE} is HIGH, the outputs go to the high impedance state. The \overline{OE} input level does not affect the operation of the flip–flops. The data inputs include active bushold circuitry, eliminating the need for external pull–up resistors to hold unused or floating inputs at a valid logic state.

• Designed for Low Voltage Operation: $V_{CC} = 1.65 - 3.6 \text{ V}$

• 3.6 V Tolerant Inputs and Outputs

• High Speed Operation: 3.0 ns max for 3.0 to 3.6 V

3.9 ns max for 2.3 to 2.7 V 7.8 ns max for 1.65 to 1.95 V

• Static Drive: ±24 mA Drive at 3.0 V

±18 mA Drive at 2.3 V ±6 mA Drive at 1.65 V

- Supports Live Insertion and Withdrawal
- Includes Active Bushold to Hold Unused or Floating Inputs at a Valid Logic State
- IOFF Specification Guarantees High Impedance When $V_{CC} = 0 \text{ V}^{\dagger}$
- Near Zero Static Supply Current in All Three Logic States (20 μA) Substantially Reduces System Power Requirements
- Latchup Performance Exceeds ±250 mA @ 125°C
- ESD Performance: Human Body Model >2000 V; Machine Model >200 V
- Second Source to Industry Standard 74ALVCH16374

†To ensure the outputs activate in the 3–state condition, the output enable pins should be connected to V_{CC} through a pull–up resistor. The value of the resistor is determined by the current sinking capability of the output connected to the \overline{OE} pin.




ON Semiconductor™

http://onsemi.com

MARKING DIAGRAM



TSSOP-48 DT SUFFIX CASE 1201



= Assembly Location

WL = Wafer Lot

YY = Year

WW = Work Week

PIN NAMES

Pins	Function
OEn	Output Enable Inputs
CPn	Clock Pulse Inputs
D0-D15	Inputs
O0-O15	Outputs

ORDERING INFORMATION

Device	Package	Shipping		
74ALVCH16374DT	TSSOP	39 / Rail		
74ALVCH16374DTR	TSSOP	2500 / Reel		




Figure 1. 48-Lead Pinout (Top View)




Figure 2. Logic Diagram




Figure 3. IEC Logic Diagram

	Inputs		Outputs	Inputs			Outputs
CP1	OE1	D0:7	O0:7	CP2	OE2	D8:15	O8:15
\uparrow	L	Н	Н	1	L	Н	Н
\uparrow	L	L	L	1	L	L	L
Х	L	Х	00	Х	L	Х	O0
Х	Н	Χ	Z	Χ	Η	Х	Z

H = High Voltage Level; L = Low Voltage Level; Z = High Impedance State; ↑ = Low–to–High Transition; X = High or Low Voltage Level and Transitions Are Acceptable, for I_{CC} reasons, DO NOT FLOAT Inputs. O0 = No Change.

MAXIMUM RATINGS (Note 1)

Symbol	Parameter	Value	Unit
VCC	DC Supply Voltage	-0.5 to +4.6	V
VI	DC Input Voltage	-0.5 to +4.6	V
VO	DC Output Voltage	-0.5 to +4.6	V
lıĸ	DC Input Diode Current V _I < GND	-50	mA
lok	DC Output Diode Current V _O < GND	-50	mA
IO	DC Output Sink Current	±50	mA
ICC	DC Supply Current per Supply Pin	±100	mA
IGND	DC Ground Current per Ground Pin	±100	mA
TSTG	Storage Temperature Range	-65 to +150	°C
TL	Lead Temperature, 1 mm from Case for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias	+150	°C
θ JA	Thermal Resistance (Note 2)	90	°C/W
MSL	Moisture Sensitivity	Level 1	
FR	Flammability Rating Oxygen Index: 30% – 35%	UL-94-VO (0.125 in)	
VESD	ESD Withstand Voltage Human Body Model (Note 3) Machine Model (Note 4) Charged Device Model (Note 5)	> 200	V
LATCH-UP	Latch–Up Performance Above V _{CC} and Below GND at 85°C (Note 6)	±250	mA

Maximum Ratings are those values beyond which damage to the device may occur. Exposure to these conditions or conditions beyond those indicated may adversely affect device reliability. Functional operation under absolute maximum–rated conditions is not implied. Functional operation should be restricted to the Recommended Operating Conditions.

- 1. IO absolute maximum rating must be observed.
- 2. Measured with minimum pad spacing on an FR4 board, using 10 mm-by-1 inch, 2-ounce copper trace with no air flow.
- 3. Tested to EIA/JESD22-A114-A.
- 4. Tested to EIA/JESD22-A115-A.
- 5. Tested to JESD22-C101-A.
- 6. Tested to EIA/JESD78.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min	Max	Unit	
VCC	Supply Voltage	Operating Data Retention Only	2.3 1.5	3.6 3.6	V
VI	Input Voltage	(Note 7)	0	3.6	V
VO	Output Voltage	(HIGH or LOW State)	0	3.6	V
TA	Operating Free–Air Temperature		-40	+85	°C
Δt/ΔV	Input Transition Rise or Fall Rate	$V_{CC} = 2.5 \text{ V} \pm 0.2 \text{ V}$ $V_{CC} = 3.0 \text{ V} \pm 0.3 \text{ V}$ $V_{CC} = 5.0 \text{ V} \pm 0.5 \text{ V}$	0 0 0	20 10 5	ns/V

7. Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

DC ELECTRICAL CHARACTERISTICS

			$T_A = -40^\circ$	$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$			
Symbol	Parameter	Condition	Min	Max	Unit		
VIH	HIGH Level Input Voltage	$1.65 \text{ V} \leq \text{V}_{CC} < 2.3 \text{ V}$	0.65 × V _{CC}		V		
	(Note 8)	$2.3 \text{ V} \leq \text{V}_{CC} \leq 2.7 \text{ V}$	1.7				
		$2.7 \text{ V} < \text{V}_{CC} \le 3.6 \text{ V}$	2.0				
V_{IL}	LOW Level Input Voltage	$1.65 \text{ V} \leq \text{V}_{CC} < 2.3 \text{ V}$		$0.35 \times V_{CC}$	V		
	(Note 8)	$2.3 \text{ V} \leq \text{V}_{CC} \leq 2.7 \text{ V}$		0.7			
		$2.7 \text{ V} < \text{V}_{CC} \le 3.6 \text{ V}$		0.8			
VOH	HIGH Level Output Voltage	$1.65 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; I_{OH} = -100 \mu\text{A}$	V _{CC} - 0.2		V		
		V _{CC} = 1.65 V; I _{OH} = -4 mA	1.20				
		$V_{CC} = 2.3 \text{ V; } I_{OH} = -6 \text{ mA}$	2.0				
		V _{CC} = 2.3 V; I _{OH} = -12 mA	1.7				
		$V_{CC} = 2.7 \text{ V; } I_{OH} = -12 \text{ mA}$	2.2				
		$V_{CC} = 3.0 \text{ V; } I_{OH} = -12 \text{ mA}$	2.4				
		$V_{CC} = 3.0 \text{ V; } I_{OH} = -24 \text{ mA}$	2.0				
VOL	LOW Level Output Voltage	$1.65 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V}; I_{OL} = 100 \mu\text{A}$		0.2	V		
		V _{CC} = 1.65 V; I _{OL} = 4 mA		0.45			
		V _{CC} = 2.3 V; I _{OL} = 6 mA		0.4			
		V _{CC} = 2.3 V; I _{OL} = 12 mA		0.7			
		V _{CC} = 2.7 V; I _{OL} = 12 mA		0.4			
		V _{CC} = 3.0 V; I _{OL} = 24 mA		0.55			
VOL	LOW Level Output Voltage	$V_{CC} = 3.6 \text{ V}; V_I = 0 \text{ to } 3.6 \text{ V}$		±500	μΑ		
Ц	Input Leakage Current	$1.65 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; 0 \text{ V} \le \text{V}_{I} \le 3.6 \text{ V}$		±5.0	μΑ		
I _I (HOLD)	Minimum Bus-hold Input	V _{CC} = 3.0 V, V _{IN} = 0.8 V	75		μΑ		
	Current	V _{CC} = 3.0 V, V _{IN} = 2.0 V	-75				
		$V_{CC} = 2.3 \text{ V}, V_{IN} = 0.7 \text{ V}$	45				
		V _{CC} = 2.3 V, V _{IN} = 1.7 V	- 45				
		V _{CC} = 1.65 V, V _{IN} = 0.58 V	25				
		V _{CC} = 1.65 V, V _{IN} = 1.07 V	-25				
loz	3-State Output Current	$1.65~\text{V} \leq \text{V}_{CC} \leq 3.6~\text{V}; 0~\text{V} \leq \text{V}_{O} \leq 3.6~\text{V}; \text{V}_{I} = \text{V}_{IH}~\text{or}~\text{V}_{IL}$		±10	μΑ		
loff	Power–Off Leakage Current	V _{CC} = 0 V; V _I or V _O = 3.6 V		10	μΑ		
ICC	Quiescent Supply Current	$1.65 \text{ V} \leq \text{V}_{CC} \leq 3.6 \text{ V}; \text{ V}_{I} = \text{GND or V}_{CC}$		40	μΑ		
	(Note 9)	$1.65 \text{ V} \le \text{V}_{CC} \le 3.6 \text{ V}; 3.6 \text{ V} \le \text{V}_{I}, \text{V}_{O} \le 3.6 \text{ V}$		±40			
ΔlCC	Increase in ICC per Input	$2.7 \text{ V} < \text{V}_{CC} \le 3.6 \text{ V}; \text{V}_{IH} = \text{V}_{CC} - 0.6 \text{ V}$		750	μΑ		

^{8.} These values of V_I are used to test DC electrical characteristics only.
9. Outputs disabled or 3–state only.

AC CHARACTERISTICS (Note 10; $t_R = t_F = 2.0 \text{ ns}$; $C_L = 30 \text{ pF}$; $R_L = 500 \Omega$)


			Limits							
					$T_A = -40^\circ$	°C to +85°C	;			
			V _{CC} = 3.0	V to 3.6 V	V _{CC} = 2.3	V to 2.7 V	V _{CC} = 1.6	5 V to 1.95 V		
Symbol	Parameter	Wave- form	Min	Max	Min	Max	Min	Max	Unit	
f _{max}	Clock Pulse Frequency	1	250		200		100		MHz	
tPLH tPHL	Propagation Delay CP to On	1	0.5 0.5	3.0 3.0	0.5 0.5	3.9 3.9	0.5 0.5	7.8 7.8	ns	
tPZH tPZL	Output Enable Time to High and Low Level	2	0.5 0.5	3.5 3.5	0.5 0.5	4.6 4.6	0.5 0.5	9.2 9.2	ns	
tPHZ tPLZ	Output Disable Time From High and Low Level	2	0.5 0.5	3.5 3.5	0.5 0.5	3.8 3.8	1.5 1.5	6.8 6.8	ns	
t _S	Setup Time, High or Low Dn to CP	3	1.5		0.5		2.5		ns	
th	Hold Time, High or Low Dn to CP	3	1.0		0.5		1.0		ns	
t _W	CP Pulse Width, High	3	1.5		0.5		4.0		ns	
tOSHL tOSLH	Output-to-Output Skew (Note 11)			0.5 0.5		0.5 0.5		0.75 0.75	ns	

^{10.} For $C_L = 50$ pF, add approximately 300 ps to the AC maximum specification.


CAPACITIVE CHARACTERISTICS

Symbol	Parameter	Parameter Condition		Unit
C _{IN}	Input Capacitance	Note 12	6	pF
COUT	Output Capacitance	Note 12	7	pF
C _{PD}	Power Dissipation Capacitance	Note 12, 10 MHz	20	pF

^{12.} V_{CC} = 1.8, 2.5 or 3.3 V; V_I = 0 V or V_{CC}.




WAVEFORM 1 – PROPAGATION DELAYS, SETUP AND HOLD TIMES $t_{\hbox{\scriptsize P}}=t_{\hbox{\scriptsize F}}=2.0$ ns, 10% to 90%; f = 1 MHz; $t_{\hbox{\scriptsize W}}=500$ ns



WAVEFORM 2 – OUTPUT ENABLE AND DISABLE TIMES $t_R = t_F = 2.0 \text{ ns}, 10\% \text{ to } 90\%; f = 1 \text{ MHz}; t_W = 500 \text{ ns}$

Figure 4. AC Waveforms


^{11.} Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (toshL) or LOW-to-HIGH (toslH); parameter guaranteed by design.



 t_R = t_F = 2.0 ns (or fast as required) from 10% to 90%

Figure 5. AC Waveforms

		V _{CC}							
Symbol	3.3 V ±0.3 V	2.5 V ±0.2 V	1.8 V ±0.15 V						
VIH	2.7 V	Vcc	Vcc						
V _m	1.5 V	V _{CC} /2	V _{CC} /2						
V _X	V _{OL} + 0.3 V	V _{OL} + 0.15 V	V _{OL} + 0.15 V						
V_V	V _{OH} – 0.3 V	V _{OH} – 0.15 V	V _{OH} – 0.15 V						



TEST	SWITCH
tPLH, tPHL	Open
tPZL, tPLZ	6 V at V_{CC} = 3.3 ±0.3 V; V_{CC} × 2 at V_{CC} = 2.5 ±0.2V; 1.8 V ±0.15 V
tPZH, tPHZ	GND

 C_L = 50 pF for V_{CC} = 3.0 ± 0.3 V R_L = 500 Ω or equivalent R_T = Z_{OUT} of pulse generator (typically 50 Ω)

Figure 6. Test Circuit

AC CHARACTERISTICS (t_R = t_F = 2.0 ns; C_L = 50 pF; R_L = 500 Ω)

				Lim	its		
			T _A = -40°C to +85°C				
			V _{CC} = 3.0	V to 3.6 V	V _{CC} =	2.7 V	
Symbol	Parameter	Waveform	Min	Max	Min	Max	Unit
f _{max}	Clock Pulse Frequency	4	150		150		MHz
^t PLH ^t PHL	Propagation Delay CP to On	4	1.0 1.0	4.2 4.2		4.9 4.9	ns
^t PZH ^t PZL	Output Enable Time to High and Low Level	5	1.0 1.0	4.8 4.8		5.9 5.9	ns
tPHZ tPLZ	Output Disable Time From High and Low Level	5	1.0 1.0	4.3 4.3		4.7 4.7	ns
toshl toslh	Output-to-Output Skew (Note 13)			0.5 0.5		0.5 0.5	ns

^{13.} Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH–to–LOW (toshl) or LOW–to–HIGH (tosl); parameter guaranteed by design.




Figure 7. Carrier Tape Specifications

EMBOSSED CARRIER DIMENSIONS (See Notes 1 and 2)

Tape Size	B ₁ Max	D	D ₁	E	F	к	Р	P ₀	P ₂	R	Т	w
24mm	20.1mm (0.791")	1.5 + 0.1mm -0.0 (0.059 +0.004" -0.0)	1.5mm Min (0.060")	1.75 ±0.1 mm (0.069 ±0.004")	11.5 ±0.10 mm (0.453 ±0.004")	11.9 mm Max (0.468")	16.0 ±0.1 mm (0.63 ±0.004")	4.0 ±0.1 mm (0.157 ±0.004")	2.0 ±0.1 mm (0.079 ±0.004")	30 mm (1.18")	0.6 mm (0.024")	24.3 mm (0.957")

^{14.} Metric Dimensions Govern-English are in parentheses for reference only.

^{15.} A₀, B₀, and K₀ are determined by component size. The clearance between the components and the cavity must be within 0.05 mm min to 0.50 mm max. The component cannot rotate more than 10° within the determined cavity.




Figure 8. Reel Dimensions

REEL DIMENSIONS

Tape Size	A Max	G	t Max
24 mm	360 mm	24.4 mm + 2.0 mm, -0.0	30.4 mm
	(14.173")	(0.961" + 0.078", -0.00)	(1.197")




Figure 9. Reel Winding Direction




Figure 10. Tape Ends for Finished Goods




Figure 11. Reel Configuration





Figure 12. Package Footprint

PACKAGE DIMENSIONS

TSSOP DT SUFFIX CASE 1201-01

ISSUE A




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION.
 5. TERMINAL NUMBERS ARE SHOWN FOR
- MAIEHIAL CONDITION.

 5. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY.

 6. DIMENSIONS A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES	
DIM	MIN	MAX	MIN	MAX
Α	12.40	12.60	0.488	0.496
В	6.00	6.20	0.236	0.244
C		1.10		0.043
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.50 BSC		0.0197 BSC	
Н	0.37		0.015	
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.17	0.27	0.007	0.011
K1	0.17	0.23	0.007	0.009
L	7.95	8.25	0.313	0.325
M	0 °	8 °	0 °	8 °



ON Semiconductor and are trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer.

PUBLICATION ORDERING INFORMATION

Literature Fulfillment

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada

Email: ONlit@hibbertco.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

JAPAN: ON Semiconductor, Japan Customer Focus Center 4–32–1 Nishi–Gotanda, Shinagawa–ku, Tokyo, Japan 141–0031

Phone: 81–3–5740–2700 Email: r14525@onsemi.com

ON Semiconductor Website: http://onsemi.com

For additional information, please contact your local

Sales Representative.