

**16-bit D-type transparent latch; 3-state****74ALVC16373****FEATURES**

- Wide supply voltage range of 1.2 V to 3.6 V
- In accordance with JEDEC standard no.8-1A
- CMOS low power consumption
- Multibyte™ flow-through standard pin-out architecture
- Low Inductance multiple power and ground pins for minimum noise and ground bounce
- Direct interface with TTL levels
- All data inputs have bushold
- Output drive capability 50 Ω transmission lines @ 85 °C

**DESCRIPTION**

The 74ALVC16373 is a 16-bit D-type transparent latch featuring separate D-type inputs for each latch and 3-state outputs for bus oriented applications. One latch enable (LE) input and one output enable ( $\overline{OE}$ ) are provided for each octal.

The "16373" consists of 2 sections of eight D-type transparent latches with 3-state true outputs. When LE is HIGH, data at the  $D_n$  inputs enter the latches. In this condition the latches are transparent, i.e. a latch output will change each time its corresponding D-input changes.

When LE is LOW the latches store the information that was present at the D-inputs a set-up time preceding the HIGH-to-LOW transition of LE. When  $\overline{OE}$  is LOW, the contents of the eight latches are available at the outputs. When  $\overline{OE}$  is HIGH, the outputs go to the high impedance OFF-state. Operation of the  $\overline{OE}$  input does not affect the state of the latches.

**QUICK REFERENCE DATA**GND = 0 V;  $T_{amb} = 25^\circ\text{C}$ ;  $t_s = t_r = 2.5 \text{ ns}$ 

SYMBOL	PARAMETER	CONDITIONS	TYPICAL	UNIT
$t_{PHL}/t_{PLH}$	propagation delay $D_n$ to $Q_n$ ; LE to $Q_n$	$C_L = 50 \text{ pF}$ $V_{cc} = 3.3 \text{ V}$	3.0 3.0	ns
$C_i$	input capacitance		3.0	pF
$C_{PD}$	power dissipation capacitance per latch	notes 1 and 2	25	pF

**Notes to the quick reference data**

- $C_{PD}$  is used to determine the dynamic power dissipation ( $P_D$  in  $\mu\text{W}$ ):  

$$P_D = C_{PD} \times V_{cc}^2 \times f_i + \sum (C_L \times V_{cc}^2 \times f_o)$$
 where:  
 $f_i$  = input frequency in MHz;  $C_L$  = output load capacity in pF;  
 $f_o$  = output frequency in MHz;  $V_{cc}$  = supply voltage in V;  
 $\sum (C_L \times V_{cc}^2 \times f_o)$  = sum of outputs.
- The condition is  $V_i = \text{GND}$  to  $V_{cc}$ .

**ORDERING INFORMATION**

TYPE NUMBER	PACKAGES			
	PINS	PACKAGE	MATERIAL	CODE
74ALVC16373DL	48	SSOP48	plastic	SSOP48/SOT370
74ALVC16373DGG	48	TSSOP48	plastic	TSSOP48/SOT362

**PINNING**

PIN NO.	SYMBOL	NAME AND FUNCTION
1	$1\overline{OE}$	'1' output enable input (active LOW)
2, 3, 5, 6, 8, 9, 11, 12	$1Q_0$ to $1Q_7$	'1Q' data inputs/outputs
4, 10, 15, 21, 28, 34, 39, 45	GND	ground (0 V)
7, 18, 31, 42	$V_{cc}$	positive supply voltage
13, 14, 16, 17, 19, 20, 22, 23	$2Q_0$ to $2Q_7$	'2Q' data inputs/outputs
24	$2\overline{OE}$	'2' output enable input (active LOW)
25	$2LE$	'2' latch enable
36, 35, 33, 32, 30, 29, 27, 26	$2D_0$ to $2D_7$	'2D' data inputs
47, 46, 44, 43, 41, 40, 38, 37	$1D_0$ to $1D_7$	'1D' data inputs
48	$1LE$	'1' latch enable

## 16-bit D-type transparent latch; 3-state

74ALVC16373




Fig.1 Pin configuration.




Fig.2 Logic symbol.




Fig.3 IEC logic symbol.





Fig.4 Bushold circuit.



FUNCTION TABLE (per section of eight bits)

OPERATING MODES	INPUTS			INTERNAL LATCHES	OUTPUTS $Q_0$ to $Q_7$
	$\overline{OE}$	LE	$D_n$		
enable and read register (transparent mode)	L	H	L	L	L
	L	H	H	H	H
latch and read register	L	L	I	L	L
	L	L	h	H	H
latch register and disable outputs	H	L	I	L	Z
	H	L	h	H	Z

H = HIGH voltage level

h = HIGH voltage level one set-up time prior to the HIGH-to-LOW LE transition

L = LOW voltage level

I = LOW voltage level one set-up time prior to the HIGH-to-LOW LE transition

X = don't care

Z = high impedance OFF-state

## 16-bit D-type transparent latch; 3-state

74ALVC16373

## DC CHARACTERISTICS FOR 74ALVC16373

For the DC characteristics see chapter "ALVC family characteristics", section "Family specifications".

## AC CHARACTERISTICS FOR 74ALVC16373

GND = 0 V;  $t_s = t_h = 2.5$  ns;  $C_L = 50$  pF

SYMBOL	PARAMETER	$T_{amb}$ (°C)			UNIT	TEST CONDITIONS		
		-40 to +85		MAX.		$V_{cc}$ (V)	WAVEFORMS	
		MIN.						
$t_{PHL}/t_{PLH}$	propagation delay $D_n$ to $Q_n$	-	-	17.6	ns	1.2	Fig. 6	
		-	-	4.8		2.7		
		-	3.0*	4.4		3.0 to 3.6		
$t_{PHL}/t_{PLH}$	propagation delay LE to $Q_n$	-	-	-	ns	1.2	Fig. 7	
		-	-	5.3		2.7		
		-	3.0*	4.8		3.0 to 3.6		
$t_{PZH}/t_{PLZ}$	3-state output enable time $\overline{OE}$ to $Q_n$	-	-	-	ns	1.2	Fig. 8	
		-	-	5.5		2.7		
		-	-	5.0		3.0 to 3.6		
$t_{PZH}/t_{PLZ}$	3-state output disable time $\overline{OE}$ to $Q_n$	-	-	-	ns	1.2	Fig. 8	
		-	-	5.6		2.7		
		-	-	5.1		3.0 to 3.6		
$t_w$	LE pulse width HIGH	2.7	-	-	ns	2.7	Fig. 7	
		2.5	-	-		3.0 to 3.6		
$t_{su}$	set-up time $D_n$ to LE	2.2	-	-		1.2	Fig. 9	
		0.7	-	-		2.7		
		0.6	-	-		3.0 to 3.6		
$t_h$	hold time $D_n$ to LE	2.2	-	-	ns	1.2	Fig. 9	
		0.7	-	-		2.7		
		0.6	-	-		3.0 to 3.6		

Notes: All typical values are measured at  $T_{amb} = 25$  °C.\* Typical values are measured at  $V_{cc} = 3.3$  V.

## 16-bit D-type transparent latch; 3-state

74ALVC16373

## AC WAVEFORMS





Fig.6 Waveforms showing the input ( $D_n$ ) to output ( $Q_n$ ) propagation delays.Fig.7 Waveforms showing the latch enable input (LE) pulse width, the latch enable input to output ( $Q_n$ ) propagation delays.

Fig.8 Waveforms showing the 3-state enable and disable times.

Fig.9 Waveforms showing the data set-up and hold times for the  $D_n$  input to the  $LE$  input.

## Note to Fig.9:

The shaded areas indicate when the input is permitted to change for predictable output performance.

- Notes:
- (1)  $V_M = 1.5 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$   
 $V_M = 0.5 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$
  - (2)  $V_{OL}$  and  $V_{OH}$  are the typical output voltage drop that occur with the output load
  - (3)  $V_X = V_{OL} + 0.3 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$   
 $V_X = V_{OL} + 0.1 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$
  - (4)  $V_Y = V_{OH} - 0.3 \text{ V}$  at  $V_{CC} \geq 2.7 \text{ V}$   
 $V_Y = V_{OH} - 0.1 \cdot V_{CC}$  at  $V_{CC} < 2.7 \text{ V}$




Fig.10 Load circuitry for switching times.