TL/H/5070-1

## National Semiconductor

# TP3064, TP3067 "Enhanced" Serial Interface CMOS CODEC/Filter COMBO®

#### **General Description**

The TP3064 (μ-law) and TP3067 (A-law) are monolithic PCM CODEC/Filters utilizing the A/D and D/A conversion architecture shown in *Figure 1*, and a serial PCM interface. The devices are fabricated using National's advanced double-poly CMOS process (microCMOS).

Similar to the TP305X family, these devices feature an additional Receive Power Amplifier to provide push-pull balanced output drive capability. The receive gain can be adjusted by means of two external resistors for an output level of up to  $\pm 6.6 V$  across a balanced  $600\Omega$  load.


Also included is an Analog Loopback switch and a TS<sub>X</sub> out-

See also AN-370, "Techniques for Designing with CODEC/Filter COMBO Circuits."

#### **Features**


- Complete CODEC and filtering system including:
  - Transmit high-pass and low-pass filtering
  - Receive low-pass filter with sin x/x correction
  - Active RC noise filters
  - μ-law or A-law compatible COder and DECoder
  - Internal precision voltage reference
  - Serial I/O interface
  - Internal auto-zero circuitry
  - Receive push-pull power amplifiers
- μ-law---TP3064
- A-law--TP3067
- Designed for D3/D4 and CCITT applications
- ±5V operation
- Low operating power—typically 70 mW
- Power-down standby mode—typically 3 mW
- Automatic power-down
- TTL or CMOS compatible digital interfaces
- Maximizes line interface card circuit density

## **Block Diagram**



1-45

## **Connection Diagrams**



**Function** 

The non-inverted output of the receive power

The bit clock which shifts data into DR after


to 2.048 MHz. Alternatively, may be a logic

continuously low, MCLKX is selected for all internal timing. When MCLKR is connected continuously high, the device is powered

the FS<sub>R</sub> leading edge. May vary from 64 kHz

TL/H/5070-2 **Top View** 

## Plastic Chip Carrier



**Top View** 

Order Number TP3064J or TP3067J See NS Package J20A Order Number TP3064WM or TP3067WM See NS Package M20B

Order Number TP3064N or TP3067N See NS Package N20A

Order Number TP3064V or TP3067V See NS Package V20A

## Pin Description

amplifier.

Symbol

VPO+

**GNDA** 

BCLK<sub>R</sub>/

CLKSEL

GNDA	Analog ground. All signals are referenced to this pin.
VPO-	The inverted output of the receive power amplifier.
VPi	Inverting input to the receive power amplifier.
VF <sub>R</sub> O	Analog output of the receive filter.
V <sub>CC</sub>	Positive power supply pin. $V_{CC} = +5V \pm 5\%$ .
FSR	Receive frame sync pulse which enables BCLK <sub>R</sub> to shift PCM data into D <sub>R</sub> . FS <sub>R</sub> is an 8 kHz pulse train. See <i>Figures 2</i> and <i>3</i> for timing details.
D <sub>R</sub>	Receive data input. PCM data is shifted into D <sub>R</sub> following the FS <sub>R</sub> leading edge.

1.536 MHz/1.544 MHz or 2.048 MHz for master clock in synchronous mode and BCLK<sub>X</sub> is used for both transmit and receive directions (see Table I). MCLK<sub>B</sub>/ Receive master clock, Must be 1.536 MHz, PDN 1.544 MHz or 2.048 MHz. May be asynchronous with MCLKX, but should be synchronous with MCLKX for best performance. When MCLKR is connected

input which selects either

Symbol **Function** MCLK<sub>X</sub> Transmit master clock. Must be 1.536 MHz, 1.544 MHz or 2.048 MHz. May be

asynchronous with MCLKR. Best performance is realized from synchronous operation. **BCLK**<sub>X</sub> The bit clock which shifts out the PCM data on Dx. May vary from 64 kHz to 2,048 MHz. but must be synchronous with MCLKX.  $\mathsf{D}_\mathsf{X}$ The TRI-STATE® PCM data output which is

enabled by FSX. Transmit frame sync pulse input which enables BCLKX to shift out the PCM data on D<sub>X</sub>. FS<sub>X</sub> is an 8 kHz pulse train, see Figures 2 and 3 for timing details. Open drain output which pulses low during

Analog Loopback control input. Must be set

to logic '0' for normal operation. When pulled to logic '1', the transmit filter input is disconnected from the output of the transmit preamplifier and connected to the VPO+ output of the receive power amplifier. Analog output of the transmit input amplifier. GSX Used to externally set gain.

the encoder time slot.

VF<sub>X</sub>I~ Inverting input of the transmit input amplifier. VF<sub>X</sub>I+ Non-inverting input of the transmit input Negative power supply pin.  $V_{BB} = -5V \pm 5\%$ . Vas

1-46

 $FS_X$ 

TSX

ANLB

down.

#### **Functional Description**

#### **POWER-UP**

When power is first applied, power-on reset circuitry initializes the COMBOTM and places it into a power-down state. All non-essential circuits are deactivated and the  $D_X,\ VF_RO,\ VPO^-$  and  $VPO^+$  outputs are put in high impedance states. To power-up the device, a logical low level or clock must be applied to the MCLKR/PDN pin and FS\_X and/or FS\_R pulses must be present. Thus, 2 power-down control modes are available. The first is to pull the MCLKR/PDN pin high; the alternative is to hold both FS\_X and FS\_R inputs continuously low—the device will power-down approximately 2 ms after the last FS\_X or FS\_R pulse. Power-up will occur on the first FS\_X or FS\_R pulse. The TRI-STATE PCM data output, D\_X, will remain in the high impedance state until the second FS\_X pulse.

#### SYNCHRONOUS OPERATION

For synchronous operation, the same master clock and bit clock should be used for both the transmit and receive directions. In this mode, a clock must be applied to MCLK\_X and the MCLK\_R/PDN pin can be used as a power-down control. A low level on MCLK\_R/PDN powers up the device and a high level powers down the device. In either case, MCLK\_X will be selected as the master clock for both the transmit and receive circuits. A bit clock must also be applied to BCLK\_X and the BCLK\_R/CLKSEL can be used to select the proper internal divider for a master clock of 1.536 MHz, 1.544 MHz or 2.048 MHz. For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame.

With a fixed level on the BCLK<sub>R</sub>/CLKSEL pin, BLCK<sub>X</sub> will be selected as the bit clock for both the transmit and receive directions. Table I indicates the frequencies of operation which can be selected, depending on the state of BCLK<sub>R</sub>/CLKSEL. In this synchronous mode, the bit clock, BCLK<sub>X</sub>, may be from 64 kHz to 2.048 MHz, but must be synchronous with MCLK<sub>X</sub>.

Each FS $_{\rm X}$  pulse begins the encoding cycle and the PCM data from the previous encode cycle is shifted out of the enabled D $_{\rm X}$  output on the positive edge of BCLK $_{\rm X}$ . After 8 bit clock periods, the TRI-STATE D $_{\rm X}$  output is returned to a high impedance state. With an FS $_{\rm R}$  pulse, PCM data is latched via the D $_{\rm R}$  input on the negative edge of BCLK $_{\rm X}$  (or BCLK $_{\rm R}$  if running). FS $_{\rm X}$  and FS $_{\rm R}$  must be synchronous with MCLK $_{\rm X/R}$ .

**TABLE I. Selection of Master Clock Frequencies** 

BCLK <sub>R</sub> /CLKSEL		r Clock y Selected
BOERR/ OEROCE	TP3067	TP3064
Clocked	2.048 MHz	1.536 MHz or 1.544 MHz
0	1.536 MHz or 1.544 MHz	2.048 MHz
1	2.048 MHz	1.536 MHz or 1.544 MHz

#### **ASYNCHRONOUS OPERATION**

For asynchronous operation, separate transmit and receive clocks may be applied.  $MCLK_X$  and  $MCLK_B$  must be 2.048 MHz for the TP3067, or 1.536 MHZ, 1.544 MHz for the TP3064, and need not be synchronous. For best transmis-

sion performance, however, MCLK $_{\rm R}$  should be synchronous with MCLK $_{\rm X}$ , which is easily achieved by applying only static logic levels to the MCLK $_{\rm R}$ /PDN pin. This will automatically connect MCLK $_{\rm X}$  to all internal MCLK $_{\rm R}$  functions (see Pin Description). For 1.544 MHz operation, the device automatically compensates for the 193rd clock pulse each frame. FS $_{\rm X}$  starts each encoding cycle and must be synchronous with MCLK $_{\rm X}$  and BCLK $_{\rm X}$ . FS $_{\rm R}$  starts each decoding cycle and must be synchronous with BCLK $_{\rm R}$ . BCLK $_{\rm R}$  must be a clock, the logic levels shown in Table I are not valid in asynchronous mode. BCLK $_{\rm X}$  and BCLK $_{\rm R}$  may operate from 64 kHz to 2.048 MHz.

#### SHORT FRAME SYNC OPERATION

The COMBO can utilize either a short frame sync pulse (the same as the TP3020/21 CODECs) or a long frame sync pulse. Upon power initialization, the device assumes a short frame mode. In this mode, both frame sync pulses, FSx and FS<sub>B</sub>, must be one bit clock period long, with timing relationships specified in Figure 2. With FS<sub>Y</sub> high during a falling edge of BCLKx, the next rising edge of BCLKx enables the Dx TRI-STATE output buffer, which will output the sign bit. The following seven rising edges clock out the remaining seven bits, and the next falling edge disables the Dx output. With FSR high during a falling edge of BCLKR (BCLKX in synchronous mode), the next falling edge of BCLK<sub>B</sub> latches in the sign bit. The following seven falling edges latch in the seven remaining bits. All devices may utilize the short frame sync pulse in synchronous or asynchronous operating mode.

#### LONG FRAME SYNC OPERATION

To use the long (TP5116A/56 CODECs) frame mode, both the frame sync pulses, FSX and FSR, must be three or more bit clock periods long, with timing relationships specified in Figure 3. Based on the transmit frame sync, FSx, the COM-BO will sense whether short or long frame sync pulses are being used. For 64 kHz operation, the frame sync pulse must be kept low for a minimum of 160 ns. The Dx TRI-STATE output buffer is enabled with the rising edge of FS<sub>X</sub> or the rising edge of BCLKX, whichever comes later, and the first bit clocked out is the sign bit. The following seven BCLK<sub>x</sub> rising edges clock out the remaining seven bits. The D<sub>X</sub> output is disabled by the falling BCLK<sub>X</sub> edge following the eighth rising edge, or by FSX going low, whichever comes later. A rising edge on the receive frame sync pulse,  $FS_{R}$ , will cause the PCM data at  $D_{R}$  to be latched in on the next eight falling edges of BCLKR(BCLKX in synchronous mode). All devices may utilize the long frame sync pulse in synchronous or asynchronous mode.

#### TRANSMIT SECTION

The transmit section input is an operational amplifier with provision for gain adjustment using two external resistors, see Figure 4. The low noise and wide bandwidth allow gains in excess of 20 dB across the audio passband to be realized. The op amp drives a unity-gain filter consisting of RC active pre-filter, followed by an eighth order switched-capacitor bandpass filter clocked at 256 kHz. The output of this filter directly drives the encoder sample-and-hold circuit. The A/D is of companding type according to  $\mu$ -law (TP3064) or A-law (TP3067) coding conventions. A precision voltage reference is trimmed in manufacturing to provide an input overload ( $t_{\rm MAX}$ ) of nominally 2.5V peak (see

#### Functional Description (Continued)

table of Transmission Characteristics). The FS $_{\rm X}$  frame sync pulse controls the sampling of the filter output, and then the successive-approximation encoding cycle begins. The 8-bit code is then loaded into a buffer and shifted out through D $_{\rm X}$  at the next FS $_{\rm X}$  pulse. The total encoding delay will be approximately 165  $_{\rm \mu S}$  (due to the transmit filter) plus 125  $_{\rm \mu S}$  (due to encoding delay), which totals 290  $_{\rm \mu S}$ . Any offset voltage due to the filters or comparator is cancelled by sign bit integration.

#### RECEIVE SECTION

The receive section consists of an expanding DAC which drives a fifth order switched-capacitor low pass filter clocked at 256 kHz. The decoder is A-law (TP3067) or  $\mu$ -law (TP3064) and the 5th order low pass filter corrects for the sin x/x attenuation due to the 8 kHz sample/hold. The filter is then followed by a 2nd order RC active post-filter with its output at VFRO. The receive section is unity-gain, but gain can be added by using the power amplifiers. Upon the occurrence of FSR, the data at the DR input is clocked in on the falling edge of the next eight BCLKR (BCLKx) peri-

ods. At the end of the decoder time slot, the decoding cycle begins, and 10  $\mu s$  later the decoder DAC output is updated. The total decoder delay is  $\sim 10~\mu s$  (decoder update) plus 110  $\mu s$  (filter delay) plus 62.5  $\mu s$  (½ frame), which gives approximately 180  $\mu s$ .

#### RECEIVE POWER AMPLIFIERS

Two inverting mode power amplifiers are provided for directly driving a matched line interface transformer. The gain of the first power amplifier can be adjusted to boost the  $\pm 2.5 V$  peak output signal from the receive filter up to  $\pm 3.3 V$  peak into an unbalanced 300 $\Omega$  load, or  $\pm 4.0 V$  into an unbalanced 15 k $\Omega$  load. The second power amplifier is internally connected in unity-gain inverting mode to give 6 dB of signal gain for balanced loads.

gain for balanced loads. Maximum power transfer to a  $600\Omega$  subscriber line termination is obtained by differentially driving a balanced transformer with a  $\sqrt{2}$ :1 turns ratio, as shown in *Figure 4*. A total peak power of 15.6 dBm can be delivered to the load plus termination.

#### **ENCODING FORMAT AT DY OUTPUT**

		<b>TP3064</b> μ- <b>Law</b>				<b>(</b> l:	nclude		1067 _aw n Bit In	versio	n)					
V <sub>IN</sub> = +Full-Scale	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0
$V_{IN} = 0V$	∫1	1	1	1	1	1	1	1	1	1	0	1	0	1	0	1
	lo	1	1	1	1	1	1	1	0	1	0	1	0	1	0	1
V <sub>IN</sub> = -Full-Scale	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0

## **Absolute Maximum Ratings**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

V<sub>CC</sub> to GNDA 7V
V<sub>BB</sub> to GNDA -7V
Voltage at any Analog Input

or Output  $V_{CC} + 0.3V$  to  $V_{BB} - 0.3V$ 

or Output V<sub>CC</sub>+0.3V to GNDA-0.3V
Operating Temperature Range
Storage Temperature Range -65°C to +125°C
Lead Temp. (Soldering, 10 sec.) 300°C
ESD (Human Body Model) J 1000V
ESD (Human Body Model) N 1500V
Latch-Up Immunity 100 mA on Any Pin

Voltage at any Digital Input

**Electrical Characteristics** Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}C$  to 70°C by correlation with 100% electrical testing at  $T_A = 25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at  $V_{CC} = +5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units
POWER	DISSIPATION (ALL DEVICES)					
I <sub>CC</sub> 0	Power-Down Current	(Note)		0.5	1.5	mΑ
l <sub>BB</sub> 0	Power-Down Current	(Note)		0.05	0.3	mΑ
lcc1	Active Current	VPI=0V; VF <sub>R</sub> O, VPO+ and VPO- unloaded		7.0	10.0	mA
I <sub>BB</sub> 1	Active Current	VPI=0V; VF <sub>R</sub> O, VPO+ and VPO- unloaded		7.0	10.0	mA
DIGITAL	INTERFACE					
$V_{IL}$	Input Low Voltage				0.6	٧
V <sub>IH</sub>	Input High Voltage		2.2			٧
VOL	Output Low Voltage	$D_X$ , $I_L = 3.2 \text{ mA}$ $\overline{TS_X}$ , $I_L = 3.2 \text{ mA}$ , Open Drain			0.4 0.4	> >
V <sub>OH</sub>	Output High Voltage	$D_X$ , $I_H = -3.2 \text{ mA}$	2.4			٧
ŀι∟	Input Low Current	GNDA≤V <sub>IN</sub> ≤V <sub>IL</sub> , All Digital Inputs	-10		10	μΑ
l <sub>IH</sub>	Input High Current	V <sub>IH</sub> ≤ V <sub>IN</sub> ≤ V <sub>CC</sub>	-10		10	μΑ
loz	Output Current in High Impedance State (TRI-STATE)	D <sub>X</sub> , GNDA≤V <sub>O</sub> ≤V <sub>CC</sub>	-10		10	μΑ

Note: ICCO and IBBO are measured after first achieving a power-up state.

#### **Electrical Characteristics** (Continued)


Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}$ C to 70°C by correlation with 100% electrical testing at  $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals referenced to GNDA. Typicals specified at  $V_{CC} = +5.0V$ ,  $V_{BB} = -5.0V$ ,  $T_A = 25^{\circ}$ C.


Symbol	Parameter Conditions		Min	Тур	Max	Units
ANALOG II	ITERFACE WITH TRANSMIT INPU	T AMPLIFIER (ALL DEVICES)				
I <sub>I</sub> XA	Input Leakage Current	$-2.5V \le V \le +2.5V$ , $VF_XI^+$ or $VF_XI^-$	-200		200	nA
R <sub>I</sub> XA	Input Resistance	$-2.5V \le V \le +2.5V$ , $VF_XI^+$ or $VF_XI^-$	10			МΩ
R <sub>O</sub> XA	Output Resistance	Closed Loop, Unity Gain		1	3	Ω
R <sub>L</sub> XA	Load Resistance	GS <sub>X</sub>	10			kΩ
C <sub>L</sub> XA	Load Capacitance	GS <sub>X</sub>			50	рF
V <sub>O</sub> XA	Output Dynamic Range	GS <sub>X</sub> , R <sub>L</sub> ≥ 10 kΩ	-2.8		+ 2.8	٧
A <sub>V</sub> XA	Voltage Gain	VF <sub>X</sub> I+ to GS <sub>X</sub>	5000			V/V
F <sub>U</sub> XA	Unity-Gain Bandwidth		1	2		MHz
V <sub>OS</sub> XA	Offset Voltage		-20		20	mV
V <sub>CM</sub> XA	Common-Mode Voltage	CMRRXA > 60 dB	-2.5		2.5	٧
CMRRXA	Common-Mode Rejection Ratio	DC Test	60			dB
PSRRXA	Power Supply Rejection Ratio	DC Test	60			dB
ANALOG IN	ITERFACE WITH RECEIVE FILTER	(ALL DEVICES)	•			
RoRF	Output Resistance	Pin VF <sub>R</sub> O		1	3	Ω
RLRF	Load Resistance	VF <sub>R</sub> O= ± 2.5V	10			kΩ
CLRF	Load Capacitance	Connect from VF <sub>R</sub> O to GNDA			25	pF
VOSRO	Output DC Offset Voltage	Measure from VF <sub>R</sub> O to GNDA	-200		200	mV
ANALOG IN	ITERFACE WITH POWER AMPLIF	ERS (ALL DEVICES)		1		
lPI	Input Leakage Current	-1.0V≤VPI≤1.0V	-100		100	nA
RIPI	Input Resistance	-1.0V≤VPI≤1.0V	10			МΩ
VIOS	Input Offset Voltage		-25		25	mV
ROP	Output Resistance	Inverting Unity-Gain at VPO+ or VPO-		1		Ω
FC	Unity-Gain Bandwidth	Open Loop (VPO -)		400		kHz
C <sub>L</sub> P	Load Capacitance				100	pF
GA <sub>P</sub> +	Gain from VPO - to VPO+	R <sub>L</sub> =600Ω VPO+ to VPO- Level at VPO-=1.77 Vrms		-1		V/V
PSRR <sub>P</sub>	Power Supply Rejection of V <sub>CC</sub> or V <sub>BB</sub>	VPO - Connected to VPI 0 kHz - 4 kHz 4 kHz - 50 kHz	60 36			dB dB
RLP	Load Resistance	Connect from VPO+ to VPO-	600			Ω

## **Timing Specifications**

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5.0 \text{V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{V} \pm 5\%$ ,  $T_A = -5.0 \text{V} \pm 5\%$ ,  $T_{AB} = -5.0 \text{V} \pm 5\%$ 0°C to 70°C by correlation with 100% electrical testing at TA = 25°C. All other limits are assured by correlation with other production tests and/or product design and characterization. All signals are referenced to GNDA. Typicals specified at V<sub>CC</sub> = +5.0V,  $V_{BB} = -5.0$ V,  $T_{A} = 25$ °C. All timing parameters are measured at  $V_{OH} = 2.0$ V and  $V_{OL} = 0.7$ V.

Symbol	Parameter	Conditions	Min	Тур	Max	Units	
1/t <sub>PM</sub>	Frequency of Master Clock	MCLK <sub>X</sub> and MCLK <sub>R</sub>		1.536 1.544 <b>2.048</b>		MHz MHz MHz	
t <sub>RM</sub>	Rise Time of Master Clock	MCLK <sub>X</sub> and MCLK <sub>R</sub>			50	ns	
t <sub>FM</sub>	Fall Time of Master Clock	Fall Time of Master Clock MCLK <sub>X</sub> and MCLK <sub>R</sub>			50	ns	
t <sub>PB</sub>	Period Bit of Clock	Period Bit of Clock		488	15725	ns	
t <sub>RB</sub>	Rise Time of Bit Clock	BCLK <sub>X</sub> and BCLK <sub>R</sub>			50	ns	
t <sub>FB</sub>	Fall Time of Bit Clock	BCLK <sub>X</sub> and BCLK <sub>R</sub>			50	ns	
t <sub>WMH</sub>	Width of Master Clock High	MCLK <sub>X</sub> and MCLK <sub>R</sub>	160			ns	
t <sub>WML</sub>	Width of Master Clock Low	MCLK <sub>X</sub> and MCLK <sub>R</sub>	160			пѕ	
<sup>t</sup> SBFM	Set-Up Time from $BCLK_X$ High to $MCLK_X$ Falling Edge		100			ns	
<sup>t</sup> SFFM	Set-Up Time from $FS_X$ High to $MCLK_X$ Falling Edge	Long Frame Only	100			ns	
twBH	Width of Bit Clock High		160			ns	
t <sub>WBL</sub>	Width of Bit Clock Low		160			ns	
<sup>‡</sup> HBFL	Holding Time from Bit Clock Long Frame Only Low to Frame Sync		0			ns	
t <sub>HBFS</sub>	Holding Time from Bit Clock High to Frame Sync	Short Frame Only	0			ns	
tSFB	Set-Up Time for Frame Sync to Bit Clock Low	Long Frame Only	80			ns	
t <sub>DBD</sub>	Delay Time from BCLK <sub>X</sub> High to Data Valid	Load = 150 pF plus 2 LSTTL Loads	0		180	ns	
t <sub>DBTS</sub>	Delay Time to TS <sub>X</sub> Low	Load = 150 pF plus 2 LSTTL Loads			140	ns	
t <sub>DZC</sub>	Delay Time from BCLK <sub>X</sub> Low to Data Output Disabled		50		165	ns	
<sup>t</sup> DZF	Delay Time to Valid Data from FS <sub>X</sub> or BCLK <sub>X</sub> , Whichever Comes Later	C <sub>L</sub> = 0 pF to 150 pF	20		165	ns	
t <sub>SDB</sub>	Set-Up Time from $D_R$ Valid to $BCLK_{R/X}$ Low		50			ns	
t <sub>HBD</sub>	Hold Time from BCLK <sub>R/X</sub> Low to D <sub>R</sub> Invalid		50			ns	
tsF	Set-Up Time from $FS_{X/H}$ to $BCLK_{X/H}$ Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	50			ns	
tHF	Hold Time from BCLK <sub>X/R</sub> Low to FS <sub>X/R</sub> Low	Short Frame Sync Pulse (1 Bit Clock Period Long)	100			ns	
t <sub>HBFI</sub>	Hold Time from 3rd Period of Bit Clock Low to Frame Sync (FS <sub>X</sub> or FS <sub>R</sub> )	Long Frame Sync Pulse (from 3 to 8 Bit Clock Periods Long)	100			ns	
t <sub>WFL</sub>	Minimum Width of the Frame Sync Pulse (Low Level)	64k Bit/s Operating Mode	160			лѕ	





## **Transmission Characteristics**

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC} = +5.0V \pm 5\%$ ,  $V_{BB} = -5.0V \pm 5\%$ ;  $T_A = 0^{\circ}$ C to 70°C by correlation with 100% electrical testing at  $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. **GDA** = 0V,  $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	Min	Тур	Max	Units
AMPLITU	DE RESPONSE	· · · · · · · · · · · · · · · · · · ·				
	Absolute Levels (Definition of nominal gain)	Nominal 0 dBm0 Level is 4 dBm (600Ω) 0 dBm0		1.2276		Vrms
<sup>t</sup> MAX	Virtual Decision Value Defined per CCITT Rec. G711	Max Transmit Overload Level TP3064 (3.17 dBm0) TP3067 (3.14 dBm0)		2.501 2.492		V <sub>PK</sub> V <sub>PK</sub>
G <sub>XA</sub>	Transmit Gain, Absolute	T <sub>A</sub> =25°C, V <sub>CC</sub> =5V, V <sub>BB</sub> =-5V	-0.15		0.15	dΒ
G <sub>XR</sub>	Transmit Gain, Relative to G <sub>XA</sub>	f = 16 Hz f = 50 Hz f = 60 Hz f = 200 Hz f = 300 Hz-3000 Hz f = 3300 Hz f = 3400 Hz f = 4600 Hz and Up, Measure Response from 0 Hz to 4000 Hz	-1.8 -0.15 -0.35 -0.7		-40 -30 -26 -0.1 0.15 0.05 0 -14 -32	8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8 8
G <sub>XAT</sub>	Absolute Transmit Gain Variation with Temperature	Relative to G <sub>XA</sub>	-0.1		0.1	dΒ
G <sub>XAV</sub>	Absolute Transmit Gain Variation with Supply Voltage	Relative to G <sub>XA</sub>	-0.05		0.05	dВ
G <sub>XRL</sub>	Transmit Gain Variations with Level	Sinusoidal Test Method Reference Level = -10 dBm0 VF <sub>X</sub>  +=-40 dBm0 to +3 dBm0 VF <sub>X</sub>  +=-50 dBm0 to -40 dBm0 VF <sub>X</sub>  +=-55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB dB
G <sub>RA</sub>	Receive Gain, Absolute	T <sub>A</sub> =25°C, V <sub>CC</sub> =5V, V <sub>BB</sub> =-5V Input=Digital Code Sequence for 0 dBm0 Signal	-0.15		0.15	₫B
G <sub>RR</sub>	Receive Gain, Relative to G <sub>RA</sub>	f=0 Hz to 3000 Hz f=3300 Hz f=3400 Hz f=4000 Hz	-0.15 -0.35 -0.7		0.15 0.05 0 14	dB dB dB dB
G <sub>RAT</sub>	Absolute Receive Gain Variation with Temperature	Relative to G <sub>RA</sub>	-0.1		0.1	dB
G <sub>RAV</sub>	Absolute Receive Gain Variation with Supply Voltage	Relative to G <sub>RA</sub>	-0.05		0.05	dB
G <sub>RRL</sub>	Receive Gain Variations with Level	Sinusoidal Test Method; Reference Input PCM Code Corresponds to an Ideally Encoded — 10 dBm0 Signal PCM Level = -40 dBm0 to +3 dBm0 PCM Level = -50 dBm0 to -40 dBm0 PCM Level = -55 dBm0 to -50 dBm0	-0.2 -0.4 -1.2		0.2 0.4 1.2	dB dB
1						

## Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in **BOLD** characters are guaranteed for  $V_{CC}=\pm5.0V\pm5\%$ ,  $V_{BB}=-5.0V\pm5\%$ ;  $T_A=0^{\circ}C$  to 70°C by correlation with 100% electrical testing at  $T_A=25^{\circ}C$ . All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz,  $V_{IN}=0$  dbm0, transmit input amplifier connected for unity gain non-inverting. Typicals specified at  $V_{CC}=\pm5.0V$ ,  $V_{BB}=-5.0V$ ,  $V_{AB}=25^{\circ}C$ .

Symbol	Parameter	Conditions	Min	Тур	Max	Units
ENVELOP	E DELAY DISTORTION WITH FREQU	JENCY				
DXA	Transmit Delay, Absolute	f=1600 Hz		290	315	μs
D <sub>XR</sub>	Transmit Delay, Relative to DXA	f=500 Hz-600 Hz		195	220	μs
- 70	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	f=600 Hz-800 Hz		120	145	μs
		f = 800 Hz - 1000 Hz		50	75	μs
		f= 1000 Hz - 1600 Hz		20	40	μs
		f= 1600 Hz-2600 Hz		55	75	μs
		f= 2600 Hz - 2800 Hz		80	105	μs
		f=2800 Hz-3000 Hz		130	155	μs
D <sub>RA</sub>	Receive Delay, Absolute	f=1600 Hz		180	200	μs
D <sub>RR</sub>	Receive Delay, Relative to DRA	f=500 Hz-1000 Hz	-40	-25		μs
		f=1000 Hz-1600 Hz	-30	-20		μs
		f=1600 Hz-2600 Hz		70	90	μs
		f=2600 Hz-2800 Hz		100	125	μs
		f=2800 Hz-3000 Hz		145	175	μs
NOISE		<u></u>				
N <sub>XC</sub>	Transmit Noise, C Message Weighted	TP3064 (Note 1)		12	15	dBrnC0
N <sub>XP</sub>	Transmit Noise, Psophometric Weighted	TP3067 (Note 1)		-74	-67	dBm0p
N <sub>RC</sub>	Receive Noise, C Message	PCM Code Equals Alternating				
	Weighted	Positive and Negative Zero				
		TP3064		8	11	dBrnCC
N <sub>RP</sub>	Receive Noise, Psophometric	PCM Code Equals Positive				
111	Weighted	Zero				
		TP3067		-82	<b>-79</b>	dBm0p
N <sub>RS</sub>	Noise, Single Frequency	f=0 kHz to 100 kHz, Loop Around Measurement, VF <sub>X</sub> I+=0 Vrms			-53	dBm0
PPSRX	Positive Power Supply Rejection,	V <sub>CC</sub> = 5.0 V <sub>DC</sub> + 100 mVrms				
	Transmit	f=0 kHz-50 kHz (Note 2)	40			dBC
NPSRX	Negative Power Supply Rejection,	$V_{BB} = -5.0 V_{DC} + 100 \text{ mVrms}$				
	Transmit	f=0 kHz-50 kHz (Note 2)	40			dBC
PPSRR	Positive Power Supply Rejection,	PCM Code Equals Positive Zero				
	Receive	V <sub>CC</sub> =5.0 V <sub>DC</sub> +100 mVrms				
		Measure VF <sub>R</sub> O		ļ		
		f=0 Hz-4000 Hz	38	}		dBC
		f = 4 kHz - 50 kHz	25			dB
NPSRR	Negative Power Supply Rejection,	PCM Code Equals Positive Zero				
	Receive	$V_{BB} = -5.0 V_{DC} + 100 \text{ mVrms}$				
		Measure VF <sub>R</sub> O				
	1	f=0 Hz-4000 Hz	40			dBC
		f=4 kHz-25 kHz	40			dB
		f = 25 kHz - 50 kHz	36			dB
SOS	Spurious Out-of-Band Signals	0 dBm0, 300 Hz - 3400 Hz Input		ĺ		]
	at the Channel Output	PCM Code Applied at DR		1	1	
		Measure Individual Image Signals at			1	!
		VF <sub>R</sub> O			1	
	İ	4600 Hz-7600 Hz			-32	dB
		7600 Hz-8400 Hz		1	-40	dB
	1	8400 Hz-100,000 Hz	}	1	-32	l dB

## Transmission Characteristics (Continued)

Unless otherwise noted, limits printed in BOLD characters are guaranteed for  $V_{CC} = +5.0 \text{V} \pm 5\%$ ,  $V_{BB} = -5.0 \text{V} \pm 5\%$ ;  $T_A = -5.0 \text{V} \pm 5\%$  $0^{\circ}$ C to  $70^{\circ}$ C by correlation with 100% electrical testing at  $T_A = 25^{\circ}$ C. All other limits are assured by correlation with other production tests and/or product design and characterization. GNDA = 0V, f = 1.02 kHz,  $V_{IN} = 0$  dbm0, transmit input amplifier

Symbol	Parameter	Conditions	Min	Тур	Max	Unite
DISTORT	ION		*	<u> </u>		
STD <sub>X,</sub>	Signal to Total Distortion	Sinusoidal Test Method (Note 3)				
STDR	Transmit or Receive Level = 3.0 dBm0					dBC
	Half-Channel	= 0 dBm0 to -30 dBm0	36			dBC
		= -40 dBm0 XMT	29		1	dBC
		RCV	30			dBC
		= -55 dBm0 XMT	14			dBC
		RCV	15			dBC
SFD <sub>X</sub>	Single Frequency Distortion, Transmit				-46	dB
SFD <sub>R</sub>	Single Frequency Distortion, Receive				-46	dB
IMD	Intermodulation Distortion	Loop Around Measurement,			-41	dB
		$VF_XI^+ = -4 \text{ dBm0 to } -21 \text{ dBm0, Two}$				
		Frequencies in the Range				
		300 Hz - 3400 Hz				
CROSSTA	ALK					
CT <sub>X-R</sub>	Transmit to Receive Crosstalk	f=300 Hz-3000 Hz				
		D <sub>R</sub> = Quiet PCM Code		-90	-75	dB
CT <sub>R-X</sub>	Receive to Transmit Crosstalk	f=300 Hz-3000 Hz, VF <sub>X</sub> I=0V		-90	-70	dΒ
		(Note 2)				
POWER A	MPLIFIERS					
VoPA	Maximum 0 dBm0 Level	Balanced Load, R <sub>L</sub> Connected Between				
	(Better than $\pm 0.1$ dB Linearity over	VPO+ and VPO	[			
	the Range - 10 dBm0 to +3 dBm0)	$R_L = 600\Omega$	3.3			Vrm
		$R_L = 1200\Omega$	3.5			Vrms
S/D <sub>P</sub>	Signal/Distortion	$R_L = 600\Omega$	50			dΒ

Note 1: Me	asured by extrapolation from the distortion test	result at -50 dBm0.	

Note 2: PPSR $_{X}$ , NPSR $_{X}$ , and CT $_{R-X}$  are measured with a -50 dBm0 activation signal applied to VF $_{X}$ I  $^{+}$ .

Note 3: TP3064 is measured using C message weighted filter. TP3067 is measured using psophometric weighted filter.

#### **Applications Information**

#### **POWER SUPPLIES**

While the pins of the TP3060 family are well protected against electrical misuse, it is recommended that the standard CMOS practice be followed, ensuring that ground is connected to the device before any other connections are made. In applications where the printed circuit board may be plugged into a "hot" socket with power and clocks already present, an extra long ground pin in the connector should be used.


All ground connections to each device should meet at a common point as close as possible to the GNDA pin. This

minimizes the interaction of ground return currents flowing through a common bus impedance. 0.1  $\mu\text{F}$  supply decoupling capacitors should be connected from this common ground point to V<sub>CC</sub> and V<sub>BB</sub>, as close to the device as possible.

For best performance, the ground point of each CODEC/FILTER on a card should be connected to a common card ground in "STAR" formation, rather than via a ground bus. This common ground point should be decoupled to  $V_{CC}$  and  $V_{BB}$  with 10  $\mu F$  capacitors.

Note: See Application Note 370 for further details

## **Typical Asynchronous Application**



TL/H/5070-5

Note 1: Transmit gain = 20 
$$\times$$
 log  $\left(\frac{R1+R2}{R2}\right)$  ,(R1 + R2)  $\geq$  10 k $\Omega$ 

Note 2: Receive gain =  $20 \times \log \left(\frac{2 \times R3}{R4}\right)$ , R4  $\geq 10 \text{ k}\Omega$ 

FIGURE 4

## **Application Information**

A block diagram of the basic phase locked loop is shown in Figure 1.




FIGURE 1. Basic Charge Pump Phase Locked Loop

#### LOOP GAIN EQUATIONS

A linear control system model of the phase feedback for a PLL in the locked state is shown in Figure 2. The open loop gain is the product of the phase comparator gain ( $K_0$ ), the VCO gain ( $K_{VCO}$ s), and the loop filter gain Z(s) divided by the gain of the feedback counter modulus (N). The passive loop filter configuration used is displayed in Figure 3, while the complex impedance of the filter is given in Equation (1).




FIGURE 2. PLL Linear Model




FIGURE 3. Passive Loop Filter

Open loop gain = 
$$H(s) G(s) = \Thetai/\Thetae$$
  
=  $K_{\varphi}Z(s) K_{VCO}/Ns$   

$$Z(s) = \frac{s(C1 \cdot R2) + 1}{s^2 (C1 \cdot C2 \cdot R2) + sC1 + sC2}$$
(1)

The time constants which determine the pole and zero frequencies of the filter transfer function can be defined as

$$T1 = R2 \bullet \frac{C1 \bullet C2}{C1 + C2} \tag{2}$$

and

$$T2 = R2 \cdot C2$$
 (3)

The 3rd order PLL Open Loop Gain can be calculated in terms of frequency,  $\omega$ , the filter time constants T1 and T2, and the design constants  $K_{e}$ ,  $K_{VCO}$ , and N.

$$G(s) \bullet H(s)|_{s = j \bullet \omega} = \frac{-K_{\phi} \bullet K_{VCO} (1 + j\omega \bullet T2)}{\omega^{2}C1 \bullet N(1 + j\omega \bullet T1)} \bullet \frac{T1}{T2}$$
(4)

From Equations (2), (3) we can see that the phase term will be dependent on the single pole and zero such that the phase margin is determined in Equation (5).

$$\phi(\omega) = \tan^{-1} (\omega \cdot T2) - \tan^{-1} (\omega \cdot T1) + 180^{\circ}$$
 (5)

A plot of the magnitude and phase of G(s)H(s) for a stable loop, is shown in Figure 4 with a solid trace. The parameter  $\phi_p$  shows the amount of phase margin that exists at the point the gain drops below zero (the cutoff frequency wp of the loop). In a critically damped system, the amount of phase margin would be approximately 45 degrees.

If we were now to redefine the cut off frequency, wp', as double the frequency which gave us our original loop bandwidth, wp, the loop response time would be approximately halved. Because the filter attenuation at the comparison frequency also diminishes, the spurs would have increased by approximately 6 dB. In the proposed Fastlock scheme, the higher spur levels and wider loop filter conditions would exist only during the initial lock-on phase-just long enough to reap the benefits of locking faster. The objective would be to open up the loop bandwidth but not introduce any additional complications or compromises related to our original design criteria. We would ideally like to momentarily shift the curve of Figure 4 over to a different cutoff frequency, illustrated by the dotted line, without affecting the relative open loop gain and phase relationships. To maintain the same gain/phase relationship at twice the original cutoff frequency, other terms in the gain and phase Equation (4) and Equation (5) will have to compensate by the corresponding "1/w" or "1/w2" factor. Examination of equations Equations (2), (3) and Equation (5) indicates the damping resistor variable R2 could be chosen to compensate the "w" terms for the phase margin. This implies that another resistor of equal value to R2 will need to be switched in parallel with R2 during the initial lock period. We must also insure that the magnitude of the open loop gain, H(s)G(s) is equal to zero at wp' = 2wp. K  $_{vco}$ , K $_{\phi}$ , N, or the net product of these terms can be changed by a factor of 4, to counteract the w2 term present in the denominator of Equation (2) and Equation (3). The Ko term was chosen to complete the transformation because it can readily be

## **Application Information** (Continued)

switched between 1X and 4X values. This is accomplished by increasing the charge pump output current from 1 mA in the standard mode to 4 mA in Fastlock.




FIGURE 4. Open Loop Response Bode Plot

#### **FASTLOCK CIRCUIT IMPLEMENTATION**

A diagram of the Fastlock scheme as implemented in National Semiconductors LMX233XL PLL is shown in Figure 5. When a new frequency is loaded, and the RF lcp $_{\rm o}$  bit is set high the charge pump circuit receives an input to deliver 4 times the normal current per unit phase error while an open drain NMOS on chip device switches in a second R2 resistor element to ground. The user calculates the loop filter component values for the normal steady state considerations. The device configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second identical seminary control of the configuration ensures that as long as a second ensurement of the configuration ensurement of the configur

tical damping resistor is wired in appropriately, the loop will lock faster without any additional stability considerations to account for. Once locked on the correct frequency, the user can return the PLL to standard low noise operation by sending a MICROWIRE instruction with the RF lcp\_ bit set low. This transition does not affect the charge on the loop filter capacitors and is enacted synchronous with the charge pump output. This creates a nearly seamless change between Fastlock and standard mode.





FIGURE 5. Fastlock PLL Architecture

www.national.com



#### Physical Dimensions inches (millimeters) unless otherwise noted DIMENSIONS METRIC ONLY 7.72 4.16 (1.78 TYP) -A-0.42 TYP 20 0.65 TYP LAND PATTERN RECOMMENDATION GAGE PLANE 6.4 0.25 4.4 ± 0.1 -B-3.2 SEATING PLANE 0.6 ± 0.1 DETAIL A △ 0.2 C B A TYPICAL - SEE DETAIL D ALL LEAD TIPS (0.90)△ 0.1 C ALL LEAD TIPS 1.1 MAX -C-0.09-0.20 0.65 TYP 0.10 ± 0.05 TYP 0.19 - 0.30 TYP 0.13 M Α B (S) c (s) MTC20 (REV C) 20-Lead (0.173" Wide) Thin Shrink Small Outline Package (TM) Order Number LMX2330LTM, LMX2331LTM or LMX2332LTM

20-Lead (0.173" Wide) Irini Shrink Small Outline Package (1M)
Order Number LMX2330LTM, LMX2331LTM or LMX2332LTM

\* For Tape and Reel (2500 units per reel)
Order Number LMX2330LTMX, LMX2331LTMX or LMX2332LTMX
NS Package Number MTC20

#### LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF NATIONAL SEMI-CONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.



National Semiconductor Corporation Americas

Americas
Tel: 1-800-272-9959
Fax: 1-800-737-7018
Email: support@nsc.com

www.national.com

National Semiconductor

Fax: +49 (0) 1 80-530 85 86
Email: europe support@nes.com
Deutsch Tel: +49 (0) 1 80-530 85 85
English Tel: +49 (0) 1 80-532 78 32
Français Tel: +49 (0) 1 80-532 93 58
Italiano Tel: +49 (0) 1 80-534 16 80

National Semiconductor Asia Pacific Customer Response Group Tel: 65-2544466 Fax: 65-2504466 Email: sea.support@nsc.com National Semiconductor Japan Ltd. Tel: 81-3-5620-6175 Fax: 81-3-5620-6179

#### **ADVANCE INFORMATION**

July 1998

## LMX2350/LMX2352 PLLatinum™ Fractional N RF / Integer N IF **Dual Low Power Frequency Synthesizer**

LMX2350 2.5 GHz/550 MHz LMX2352 1.2 GHz/550 MHz

#### **General Description**

The LMX2350/2352 is part of a family of monolithic integrated fractional N/ Integer N frequency synthesizers designed to be used in a local oscillator subsystem for a radio transceiver. It is fabricated using National's 0.5µ ABiC V silicon BiCMOS process. The LMX2350/2352 contains dual modulus prescalers along with modulo 15 or 16 fractional compensation circuitry in the RF divider. A 16/17 or 32/33 prescale ratio can be selected for the LMX2350, and the LMX2352 provides 8/9 or 16/17 prescale ratios. The IF circuitry for both the LMX2350 and LMX2352 contains an 8/9 prescaler, and is fully programmable. Using a fractional N phase locked loop technique, the LMX2350 /52 can generate very stable low noise control signals for UHF and VHF voltage controlled oscillators (VCO's).

For the RF PLL, a highly flexible 16 level programmable charge pump supplies output current magnitudes from 100µA to 1.6mA. Two uncommitted CMOS outputs can be used to provide external control signals, or configured to FastLock™ mode. Serial data is transferred into the LMX2350/2352 via a three wire interface (Data, LE, Clock). Supply voltage can range from 2.7 V to 5.5 V. The LMX2350/


2352 family features very low current consumption; typically LMX2350 (2.5 GHz) 7.0 mA, LMX2352 (1.2 GHz) 5.5 mA at 3.0V. The LMX2350/2352 are available in a 24-pin TSSOP surface mount plastic package.

#### Features

- 2.7 V to 5.5 V operation
- Low current consumption LMX2350: Icc = 7mA typ at 3v LMX2352: Icc = 5.5mA typ at 3v
- Programmable or logical power down mode Icc = 5 μA typ at 3v
- Modulo 15 or 16 fractional RF N divider supports ratios of 1, 2, 3, 4, 5, 8, 15, or 16
- Programmable charge pump current levels RF 100µA to 1.6mA in 100µA steps IF 100μA or 800 μA
- Digital filtered lock detect

- Portable wireless communications (PCS/PCN, cordless)
- Dual mode cellular telephone systems
- Zero blind slot TDMA systems
- Spread spectrum communication systems (CDMA)
- Cable TV Tuners (CATV)

#### **Block Diagram**




FastLock™ is a trademark of National Semiconductor Corporation MICROWIRE™ is a trademark of National Semiconductor Corporation.

PLLatinum™ is a trademark of National Semiconductor Corporation.

TRI-STATE® is a registered trademark of National Semiconductor Corporation.

## **Connection Diagram**



Order Number LMX2350TM or LMX2352TM NS Package Number MTC24

## **Pin Descriptions**

Pin No.	Pin Name	I/O	Description
1	OUT0	0	Programmable CMOS output. Level of the output is controlled by IF_N [17] bit.
2	Vcc <sub>RF</sub>	-	RF PLL power supply voltage input. Must be equal to Vcc <sub>IF</sub> . May range from 2.7 V to 5.5 V. Bypass capacitors should be placed as close as possible to this pin and be connected directly to the ground plane.
3	$V_{PRF}$	-	Power supply for RF charge pump. Must be ≥V <sub>ccRF</sub> and V <sub>ccIF</sub> .
4	CP <sub>orf</sub>	0	RF charge pump output. Connected to a loop filter for driving the control input of an external VCO.
5	GND	-	Ground for RF PLL digital circuitry.
6	fin RF	I	RF prescaler input. Small signal input from the VCO.
7	fin RF	I	RF prescaler complimentary input. A bypass capacitor should be placed as close as possible to this pin and be connected directly to the ground plane.
8	GND	-	Ground for RF PLL analog circuitry.
9	OSCx	I/O	Dual mode oscillator output or RF R counter input. Has a Vcc/2 input threshold when configured as an input and can be driven from an external CMOS or TTL logic gate. Can also be configured as an output to work in conjunction with OSCin to form a crystal oscillator. (See functional description 1.1 and programming description 3.1.)
10	OSCin	I	Oscillator input which can be configured to drive both the IF and RF R counter inputs or only the IF R counter depending on the state of the OSC programming bit. (See functional description 1.1 and programming description 3.1.)
11	FoLD	0	Multiplexed output of N or R divider and RF/IF lock detect. Active High/Low CMOS output except in analog lock detect mode. (See programming description 3.1.5.)
12	RF_EN	I	RF PLL Enable. Powers down RF N and R counters, prescaler, and will TRI-STATE the charge pump output when LOW. Bringing RF_EN high powers up RF PLL depending on the state of RF_CTL_WORD. (See functional description 1.9.)
13	IF_EN	I	IF PLL Enable. Powers down IF N and R counters, prescaler, and will TRI-STATE the charge pump output when LOW. Bringing IF_EN high powers up IF PLL depending on the state of IF_CTL_WORD. (See functional description 1.9.)
14	CLOCK	I	High impedance CMOS Clock input. Data for the various counters is clocked into the 24 - bit shift register on the rising edge.
15	DATA	I	Binary serial data input. Data entered MSB first. The last two bits are the control bits. High impedance CMOS input.

www.national.com