MEMORY
Un-buffered

2 M × 64 BIT
SYNCHRONOUS DYNAMIC RAM SO-DIMM

MB8502S064AD-100/-84/-67

144-pin, 1 clock, 1-bank, based on 2 M × 8 BIT SDRAMs with SPD

■ DESCRIPTION

The Fujitsu MB8502S064AD is a fully decoded, CMOS Synchronous Dynamic Random Access Memory (SDRAM) Module consisting of eight MB81117822A devices which organized as two banks of 2 M × 8 bits and a 2K-bit serial EEPROM on a 144-pin glass-epoxy substrate.

The MB8502S064AD features a fully synchronous operation referenced to a positive edge clock whereby all operations are synchronized at a clock input which enables high performance and simple user interface coexistence.

The MB8502S064AD is optimized for those applications requiring high speed, high performance and large memory storage, and high density memory organizations.

This module is ideally suited for workstations, PCs, laser printers, and other applications where a simple interface is needed.

■ PRODUCT LINE & FEATURES

Parameter		MB8502S064AD-100	MB8502S064AD-84	MB8502S064AD-67
Clock Frequency		100 MHz max.	84 MHz max.	67 MHz max.
Burst Mode Cycle Time		10 ns max. (CL = 3) 15 ns max. (CL = 2)	12 ns max. (CL = 3) 17 ns max. (CL = 2)	15 ns max. (CL = 3) 20 ns max. (CL = 2)
$\overline{RAS}$ Access Time		54 ns max.	56 ns max.	60 ns max.
$\overline{CAS}$ Access Time		24 ns max.	26 ns max.	30 ns max.
Output Valid from Clock		8.5 ns max. (CL = 3) 9 ns max. (CL = 2)	8.5 ns max. (CL = 3) 9 ns max. (CL = 2)	9 ns max. (CL = 3) 10 ns max. (CL = 2)
Power Dissipation	Burst Mode	3888 mW max.	3600 mW max.	3312 mW max.
	Power Down Mode	57.6 mW max.		

- Un-buffered 144-pin DIMM Socket Type
  (Lead pitch : 0.8 mm)
- Conformed to JEDEC Standard (1 CLK)
- Organization : 2,097,152 words €×64 bits
- Memory : MB81117822A (2 M × 8, 2-bank) × 8 pcs.
- 3.3 V ± 0.3 V Supply Voltage
- All input/output LVTTL compatible

- 2048 Refresh Cycle every 32.8 ms
- Auto and Self Refresh
- CKE Power Down Mode
- DQM Byte Masking (Read/Write)
- Serial Presence Detect (SPD) with Serial EEPROM
- Module size :
  1.0" (height) × 2.66" (length) × 0.15" (thick)

■ PACKAGE

Plastic DIMM Package

(MDS-144P-P04)

Package and Ordering Information

– 144-pin SO-DIMM, order as MB8502S064AD-××DG (DG=Gold Pad)

■ PIN ASSIGNMENTS

Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name	Pin No.	Signal Name
1	V_{SS}	49	DQ_{13}	97	DQ_{22}	2	V_{SS}	50	DQ_{45}	98	DQ_{54}
3	DQ_0	51	DQ_{14}	99	DQ_{23}	4	DQ_{32}	52	DQ_{46}	100	DQ_{55}
5	DQ_1	53	DQ_{15}	101	V_{CC}	6	DQ_{33}	54	DQ_{47}	102	V_{CC}
7	DQ_2	55	V_{SS}	103	A_6	8	DQ_{34}	56	V_{SS}	104	A_7
9	DQ_3	57	N.C.	105	A_8	10	DQ_{35}	58	N.C.	106	A_{11}
11	V_{CC}	59	N.C.	107	V_{SS}	12	V_{CC}	60	N.C.	108	V_{SS}
13	DQ_4	61	CLK	109	A_9	14	DQ_{36}	62	CKE	110	N.C.
15	DQ_5	63	V_{CC}	111	A_{10}	16	DQ_{37}	64	V_{CC}	112	N.C.
17	DQ_6	65	$\overline{RAS}$	113	V_{CC}	18	DQ_{38}	66	$\overline{CAS}$	114	V_{CC}
19	DQ_7	67	$\overline{WE}$	115	$DQMB_2$	20	DQ_{39}	68	N.C.	116	$DQMB_6$
21	V_{SS}	69	$\overline{CS}_0$	117	$DQMB_3$	22	V_{SS}	70	N.C.	118	$DQMB_7$
23	$DQMB_0$	71	N.C.	119	V_{SS}	24	$DQMB_4$	72	N.C.	120	V_{SS}
25	$DQMB_1$	73	N.C.	121	DQ_{24}	26	$DQMB_5$	74	N.C.	122	DQ_{56}
27	V_{CC}	75	V_{SS}	123	DQ_{25}	28	V_{CC}	76	V_{SS}	124	DQ_{57}
29	A_0	77	N.C.	125	DQ_{26}	30	A_3	78	N.C.	126	DQ_{58}
31	A_1	79	N.C.	127	DQ_{27}	32	A_4	80	N.C.	128	DQ_{59}
33	A_2	81	V_{CC}	129	V_{CC}	34	A_5	82	V_{CC}	130	V_{CC}
35	V_{SS}	83	DQ_{16}	131	DQ_{28}	36	V_{SS}	84	DQ_{48}	132	DQ_{60}
37	DQ_8	85	DQ_{17}	133	DQ_{29}	38	DQ_{40}	86	DQ_{49}	134	DQ_{61}
39	DQ_9	87	DQ_{18}	135	DQ_{30}	40	DQ_{41}	88	DQ_{50}	136	DQ_{62}
41	DQ_{10}	89	DQ_{19}	137	DQ_{31}	42	DQ_{42}	90	DQ_{51}	138	DQ_{63}
43	DQ_{11}	91	V_{SS}	139	V_{SS}	44	DQ_{43}	92	V_{SS}	140	V_{SS}
45	V_{CC}	93	DQ_{20}	141	SDA	46	V_{CC}	94	DQ_{52}	142	SCL
47	DQ_{12}	95	DQ_{21}	143	V_{CC}	48	DQ_{44}	96	DQ_{53}	144	V_{CC}

MB8502S064AD-100/-84/-67

TOP VIEW

67.60 mm

25.40 mm

| Chip 0 | Chip 1 | Chip 2 | Chip 3 |

1   59   61   143

2   60   62   144

| Chip 4 | Chip 5 | Chip 6 | Chip 7 |

(MDS-144P-P04)

■ PIN DESCRIPTIONS

| Symbol	I/O	Function	Symbol	I/O	Function
A_0 to A_{11}	I	Address Input	$\overline{CS}_0$	I	Chip Select
$\overline{RAS}$	I	Row Address Strobe	DQ_0 to DQ_{63}	I/O	Data Input/Data Output
$\overline{CAS}$	I	Column Address Strobe	V_{CC}	—	Power Supply (+3.3 V)
$\overline{WE}$	I	Write Enable	V_{SS}	—	Ground (0 V)
$DQMB_0$ to $DQMB_7$	I	Data (DQ) Mask	N.C.	—	No Connection
CLK	I	Clock Input	SCL	I	Serial PD Clock
CKE	I	Clock Enable	SDA	I/O	Serial PD Address/Data Input/Output

■ SERIAL-PD INFORMATION

Byte	Function Described		Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
0	Defines Number of Bytes Written into Serial Memory at Module Manufacture	128 Byte	1	0	0	0	0	0	0	0
1	Total Number of Bytes of SPD Memory	256 Byte	0	0	0	0	1	0	0	0
2	Fundamental Memory Type	SDRAM	0	0	0	0	0	1	0	0
3	Number of Row Addresses	11	0	0	0	0	1	0	1	1
4	Number of Column Addresses	9	0	0	0	0	1	0	0	1
5	Number of Module Banks	1 bank	0	0	0	0	0	0	0	1
6	Data Width	64 bit	0	1	0	0	0	0	0	0
7	Data Width (Continuation)	+0	0	0	0	0	0	0	0	0
8	Interface Type	LVTTL	0	0	0	0	0	0	0	1
9	SDRAM Cycle time	10 ns	1	0	1	0	0	0	0	0
		12 ns	1	1	0	0	0	0	0	0
		15 ns	1	1	1	1	0	0	0	0
10	SDRAM Access from Clock	8.5 ns	1	0	0	0	0	1	0	1
		9 ns	1	0	0	1	0	0	0	0
11	DIMM Configuration Type	Non-Parity	0	0	0	0	0	0	0	0
12	Refresh Rate/Type	Self, Norm	1	0	0	0	0	0	0	0
13	SDRAM Module Attributes	UN-Buffer	0	0	0	0	0	0	0	0
14	SDRAM Device Attributes	(*)	0	0	0	0	0	1	1	0
15	Minimum Clock Delay Back to Back Random Column Address	1 Cycle	0	0	0	0	0	0	0	1
16	Burst Lengths Supported	1, 2, 4, 8	0	0	0	0	1	1	1	1
17	Number of Banks on Each SDRAM Device	2 bank	0	0	0	0	0	0	1	0
18	CAS Latency	2, 3	0	0	0	0	0	1	1	0
19	CS Latency	0	0	0	0	0	0	0	0	1
20	Write Latency	0	0	0	0	0	0	0	0	1
21 to 31	Reserved for Future Offerings	–	0	0	0	0	0	0	0	0
32 to 63	Superset Information	–	0	0	0	0	0	0	0	0
64 to 127	Manufacturer's Information	–	0	0	0	0	0	0	0	0
128+	Unused Storage Locations	–	–	–	–	–	–	–	–	–

Note: Any write operation must NOT be executed into the addresses of Byte 0 to Byte 127.
Some or all data stored into Byte 0 to Byte 127 may be broken.

(*) Byte 14 : SDRAM Device Attributes

Bit7	Bit6	Bit5	Bit4	Bit3	Bit2	Bit1	Bit0
TBD	TBD	TBD	TBD	Supported Single Write/ Burst Read	Supported Precharge All	Supported Auto- Precharge	Supported Early $\overline{RAS}$ Precharge
0	0	0	0	0	1	1	0

BLOCK DIAGRAM

A_0 to A_{11}
$\overline{RAS}$
$\overline{CAS}$
$\overline{WE}$

Add.	DQ$_0$
$\overline{RAS}$	DQ$_1$
$\overline{CAS}$	DQ$_2$
$\overline{WE}$ 2 M × 8	DQ$_3$
DQMB$_0$ — DQM Chip 0	DQ$_4$
	DQ$_5$
	DQ$_6$
CKE $\overline{CS}$ CLK	DQ$_7$

Add.	DQ$_8$
$\overline{RAS}$	DQ$_9$
$\overline{CAS}$	DQ$_{10}$
$\overline{WE}$ 2 M × 8	DQ$_{11}$
DQMB$_1$ — DQM Chip 1	DQ$_{12}$
	DQ$_{13}$
	DQ$_{14}$
CKE $\overline{CS}$ CLK	DQ$_{15}$

Add.	DQ$_{16}$
$\overline{RAS}$	DQ$_{17}$
$\overline{CAS}$	DQ$_{18}$
$\overline{WE}$ 2 M × 8	DQ$_{19}$
DQMB$_2$ — DQM Chip 2	DQ$_{20}$
	DQ$_{21}$
	DQ$_{22}$
CKE $\overline{CS}$ CLK	DQ$_{23}$

Add.	DQ$_{24}$
$\overline{RAS}$	DQ$_{25}$
$\overline{CAS}$	DQ$_{26}$
$\overline{WE}$ 2 M × 8	DQ$_{27}$
DQMB$_3$ — DQM Chip 3	DQ$_{28}$
	DQ$_{29}$
	DQ$_{30}$
CKE $\overline{CS}$ CLK	DQ$_{31}$

Add.	DQ$_{32}$
$\overline{RAS}$	DQ$_{33}$
$\overline{CAS}$	DQ$_{34}$
$\overline{WE}$ 2 M × 8	DQ$_{35}$
DQMB$_4$ — DQM Chip 4	DQ$_{36}$
	DQ$_{37}$
	DQ$_{38}$
CKE $\overline{CS}$ CLK	DQ$_{39}$

Add.	DQ$_{40}$
$\overline{RAS}$	DQ$_{41}$
$\overline{CAS}$	DQ$_{42}$
$\overline{WE}$ 2 M × 8	DQ$_{43}$
DQMB$_5$ — DQM Chip 5	DQ$_{44}$
	DQ$_{45}$
	DQ$_{46}$
CKE $\overline{CS}$ CLK	DQ$_{47}$

Add.	DQ$_{48}$
$\overline{RAS}$	DQ$_{49}$
$\overline{CAS}$	DQ$_{50}$
$\overline{WE}$ 2 M × 8	DQ$_{51}$
DQMB$_6$ — DQM Chip 6	DQ$_{52}$
	DQ$_{53}$
	DQ$_{54}$
CKE $\overline{CS}$ CLK	DQ$_{55}$

Add.	DQ$_{56}$
$\overline{RAS}$	DQ$_{57}$
$\overline{CAS}$	DQ$_{58}$
$\overline{WE}$ 2 M × 8	DQ$_{59}$
DQMB$_7$ — DQM Chip 7	DQ$_{60}$
	DQ$_{61}$
	DQ$_{62}$
CKE $\overline{CS}$ CLK	DQ$_{63}$

CKE
$\overline{CS}_0$
CLK

SERIAL EEPROM

SCL —	SCL SDA — SDA
	A$_0$ A$_1$ A$_2$

■ ABSOLUTE MAXIMUM RATINGS (See WARNING)

Parameter	Symbol	Value		Unit
		Min.	Max.	
Supply Voltage*	V_{CC}	−0.5	+4.6	V
Input Voltage*	V_{IN}	−0.5	+4.6	V
Output Voltage*	V_{OUT}	−0.5	+4.6	V
Storage Temperature	T_{STG}	−55	+125	°C
Power Dissipation	P_D	—	10.4	W
Output Current (D.C.)	I_{OUT}	−50	+50	mA

* : Voltages referenced to V_{SS} (= 0 V)

WARNING: Semiconductor devices can be permanently damaged by application of stress (voltage, current, temperature, etc.) in excess of absolute maximum ratings. Do not exceed these ratings.

■ RECOMMENDED OPERATING CONDITIONS

Parameter	Notes	Symbol	Value			Unit
			Min.	Typ.	Max.	
Supply Voltage	*1	V_{CC}	3.0	3.3	3.6	V
		V_{SS}	0	0	0	V
Input High Voltage, All Inputs	*1	V_{IH}	2.0	—	V_{CC} + 0.5	V
Input Low Voltage, All Inputs	*1, 2	V_{IL}	−0.5	—	0.8	V
Ambient Temperature		T_A	0	—	+70	°C

*1. Voltages referenced to V_{SS} (= 0 V)
*2. V_{IL} (min) = −1.5 V AC (Pulse Width ≤ 5 ns)

WARNING: Recommended operating conditions are normal operating ranges for the semiconductor device. All the device's electrical characteristics are warranted when operated within these ranges.

Always use semiconductor devices within the recommended operating conditions. Operation outside these ranges may adversely affect reliability and could result in device failure.

No warranty is made with respect to uses , operating conditions, or combinations not represented on the data sheet. Users considering application outside the listed conditions are advised to contact their FUJITSU representative beforehand.

■ **CAPACITANCE**

$(V_{CC} = +3.3$ V, f $= 1$ MHz, $T_A = +25°C)$

Parameter		Symbol	Value		Unit
			Min.	Max.	
Input Capacitance	A_0 to A_{11}	C_{IN1}	—	33	pF
	$\overline{RAS}, \overline{CAS}, \overline{WE}$	C_{IN2}	—	31	pF
	$\overline{CS_0}, \overline{CS_2}$	C_{IN3}	—	39	pF
	CKE	C_{IN4}	—	33	pF
	CLK	C_{IN5}	—	32	pF
	$DQMB_0$ to $DQMB_7$	C_{IN6}	—	9	pF
	SCL	C_{SCL}	—	5	pF
Input/Output Capacitance	SDA	C_{SDA}	—	5	pF
	DQ_0 to DQ_{63}	C_{DQ}	—	11	pF

■ DC CHARACTERISTICS
(At recommended operating conditions unless otherwise noted.)

Parameter	Notes		Symbol	Test Condition	Value		Unit
					Min.	Max.	
Operating Current (Average Power Supply Current)	*2	MB8502S064AD-100	I_{CC1S}	No Burst; t_{CK} = min t_{RC} = min One Bank Active	—	680	mA
		MB8502S064AD-84				640	mA
		MB8502S064AD-67				600	mA
		MB8502S064AD-100	I_{CC1D}	No Burst; t_{CK} = min t_{RC} = min All Banks Active	—	1040	mA
		MB8502S064AD-84				960	mA
		MB8502S064AD-67				880	mA
Precharge Standby Current (Power Supply Current)	*2		I_{CC2P}	CKE = V_{IL}, t_{CK} = min All Banks Idle	—	16	mA
			I_{CC2N}	CKE = V_{IH}, t_{CK} = min All Banks Idle	—	240	mA
Active Standby Current (Power Supply Current)	*2		I_{CC3P}	CKE = V_{IL}, t_{CK} = min Any Bank Active	—	240	mA
			I_{CC3N}	CKE = V_{IH}, t_{CK} = min Any Bank Active	—	400	mA
Burst Mode Current (Average Power Supply Current)	*2	MB8502S064AD-100	I_{CC4}	t_{CK} = min	—	1080	mA
		MB8502S064AD-84			—	1000	mA
		MB8502S064AD-67			—	920	mA
Auto-Refresh Current (Average Power Supply Current)	*2	MB8502S064AD-100	I_{CC5}	Auto Refresh t_{CK} = min t_{RC} = min t_{RRD} = min	—	880	mA
		MB8502S064AD-84			—	800	mA
		MB8502S064AD-67			—	720	mA
Self-Refresh Current (Average Power Supply Current)			I_{CC6}	t_{CK} = V_{IL}	—	16	mA
Input Leakage Current (All Inputs)			$I_{I(L)}$	0 V ≤ V_{IN} ≤ V_{CC} All other pins not under test = 0 V 3.0 V ≤ V_{CC} ≤ 3.6 V	−50	50	μA
Output Leakage Current			$I_{O(L)}$	Output is disabled (Hi-Z) 0 V ≤ V_{OUT} ≤ V_{CC} 3.0 V ≤ V_{CC} ≤ 3.6 V	−10	10	μA
LVTTL Output High Voltage	*1		V_{OH}	I_{OH} = −2.0 mA	2.4	—	V
LVTTL Output Low Voltage	*1		V_{OL}	I_{OL} = +2.0 mA	—	0.4	V

Notes: *1. Voltages referenced to V_{SS} (= 0 V)

　　　　*2. I_{CC} depends on the output termination, load conditions, clock cycle rate and signal clock rate. The specified values are obtained with the output open and no termination register.

　　　　*3. An initial pause (DESL on NOP) of 200 μs is required after power-on followed by a minimum of eight Auto-refresh cycles.

　　　　*4. DC characteristics is the Serial PD standby state (V_{IN} = GND or V_{CC}).

■ AC CHARACTERISTICS

(1) BASE CHARACTERISTICS
  (At recommended operating conditions unless otherwise noted.)

No.	Parameter Notes		Symbol	MB8502S064AD-100		MB8502S064AD-84		MB8502S064AD-67		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
1	Clock Period	CL = 3	t_{CK}	10	—	12	—	15	—	ns
		CL = 2		15	—	17	—	20	—	ns
2	Clock High Time		t_{CH}	4	—	4	—	4	—	ns
3	Clock Low Time		t_{CL}	4	—	4	—	4	—	ns
4	$\overline{CS}$ Set Up Time		t_{SC}	3	—	3	—	3	—	ns
5	$\overline{CS}$ Hold Time		t_{HC}	1	—	1	—	1	—	ns
6	Input Set Up Time		t_{SI}	3	—	3	—	3	—	ns
7	Input Hold Time		t_{HI}	1	—	1	—	1	—	ns
8	Data Input Set Up Time		t_{SID}	3	—	3	—	3	—	ns
9	Data Input Hold Time		t_{HID}	1	—	1	—	1	—	ns
10	Output Valid from Clock *1, *2 (t_{CLK} = min)	CL = 3	t_{AC}	—	8.5	—	8.5	—	9	ns
		CL = 2		—	9	—	9	—	10	
11	Output in Low-Z		t_{OLZ}	3	—	3	—	3	—	ns
12	Output in High-Z *3		t_{OHZ}	3	—	3	—	3	—	ns
13	Output Hold Time		t_{OH}	3	—	3	—	3	—	ns
14	Time between Refresh		t_{REF}	—	32.8	—	32.8	—	32.8	ms
15	Transition Time		t_T	0.5	2	0.5	2	0.5	2	ns
16	Power Down Exit Time		t_{PDE}	3	—	4	—	5	—	ns

(2) BASE VALUES FOR CLOCK COUNT/LATENCY

No.	Parameter	Notes	Symbol	MB8502S064AD -100		MB8502S064AD -84		MB8502S064AD -67		Unit
				Min.	Max.	Min.	Max.	Min..	Max.	
1	$\overline{RAS}$ Cycle Time	*4	t_{RC}	90	—	100	—	110	—	ns
2	$\overline{RAS}$ Access Time	*5	t_{RAC}	—	54	—	56	—	60	ns
3	$\overline{CAS}$ Access Time	*6, *9	t_{CAC}	—	24	—	26	—	30	ns
4	$\overline{RAS}$ Precharge Time		t_{RP}	30	—	35	—	40	—	ns
5	$\overline{RAS}$ Active Time		t_{RAS}	60	100000	65	100000	70	100000	ns
6	$\overline{RAS}$ to $\overline{CAS}$ Delay Time	*7	t_{RCD}	30	—	30	—	30	—	ns
7	Write Recovery Time		t_{WR}	10	—	12	—	15	—	ns
8	Write Precharge Time		t_{RWL}	10	—	12	—	15	—	ns
9	$\overline{RAS}$ to $\overline{RAS}$ Bank Active Delay Time		t_{RRD}	30	—	30	—	30	—	ns

(3) CLOCK COUNT FORMULA (*8)

$$Clock \geq \frac{Base\ Value}{Clock\ Period} \quad (Round\ off\ a\ whole\ number)$$

(4) LATENCY (The latency values on these parameters are fixed regardless of clock period.)

No.	Parameter		Symbol	MB8502S064AD -100	MB8502S064AD -84	MB8502S064AD -67	Unit
1	CKE to Clock Disable		l_{CKE}	1	1	1	Cycle
2	DQM to Output in High-Z		l_{DQZ}	2	2	2	Cycle
3	DQM to Input Data Delay		l_{DQD}	0	0	0	Cycle
4	Last Output to Write Command Delay		l_{OWD}	2	2	2	Cycle
5	Write Command to Input Data Delay		l_{DWD}	0	0	0	Cycle
6	Precharge to Output in High-Z Delay	CL = 3	l_{ROH}	3	3	3	Cycle
		CL = 2		2	2	2	Cycle
7	Mode Register Access to Bank Active (min)		l_{MRD}	2	2	2	Cycle
8	$\overline{CAS}$ to $\overline{CAS}$ Delay (min)		l_{CCD}	1	1	1	Cycle
9	$\overline{CAS}$ Bank Delay (min)		l_{CBD}	1	1	1	Cycle

Notes: *1. Assumes t_{RCD} and t_{CAC} are satisfied.

*2. t_{AC} also specifies the access time at burst mode except for first access.

*3. Specified where output buffer is no longer driven.

*4. Actual clock count of t_{RC} (I_{RC}) will be sum of clock count of t_{RAS} (I_{RAS}) and t_{RP} (I_{RP}).

*5. t_{RAC} is a reference value. Maximum value is obtained from the sum of t_{RCD} (min) and t_{CAC} (max).

*6. Assumes t_{RAC} and t_{AC} are satisfied.

*7. Operation within the t_{RCD} (min) ensures that t_{RAC} can be met; if t_{RCD} is greater than the specified t_{RCD} (min), access time is determined by t_{CAC} and t_{AC}.

*8. All base values are measured from the clock edge at the command input to the clock edge for the next command input.
All clock counts are calculated by a simple formula :
clock count equals base value divided by clock period (round off to a whole number).

*9. The I_{CAC} (CAS latency : CL) is programmed by the mode register.

*10. An initial pause (DESL on NOP) of 200 μs is required after power-up followed by a minimum of eight Auto-refresh cycles.

*11. 1.4 V or V_{REF} is the reference level for measuring timing of signals.
Transition times are measured between V_{IH} (min) and V_{IL} (max).

*12. AC characteristics assume t_T = 1 ns and 30 pF of capacitive load.

*Source : See MB811171822A Data Sheet for details on the electricals.

■ **AC OPERATING TEST CONDITION (Example of AC Test Load Circuit)**

1.4 V

50 Ω

Z = 50 Ω

I/O

30 pF

■ SERIAL PRESENCE DETECT (SPD) FUNCTION

1. PIN DESCRIPTIONS

SCL (Serial Clock)

SCL input is used to clock all data input/output of SPD

SDA (Serial Data)

SDA is a common pin used for all data input/output of SPD. The SDA pull-up resistor is required due to the open-drain output.

SA_0, SA_1, SA_2 (Address)

Address inputs are used to set the least significant three bits of the eight bits slave address. The address inputs must be fixed to select a particular module and the fixed address of each module must be different each other. For this module, any address inputs are not required because all addresses (SA_0, SA_1, SA_2) are driven to V_{SS} on the module.

2. SPD OPERATIONS

CLOCK and DATA CONVENTION

Data states on the SDA can change only during SCL=Low. SDA state changes during SCL=High are indicated start and stop conditions. Refer to Fig.1 below.

START CONDITION

All commands are preceded by a start condition, which is a transition of SDA state from High to Low when SCL=High. SPD will not respond to any command until this condition has been met.

STOP CONDITION

All read or write operation must be terminated by a stop condition, which is a transition of SDA state from Low to High when SCL=High. The stop condition is also used to make the SPD into the state of standby power mode after a read sequence.

Fig.1 – START AND STOP CONDITIONS

START = High to Low transition of SDA state when SCL is High
STOP = Low to High transition of SDA state when SCL is High

14

ACKNOWLEDGE

Acknowledge is a software convention used to indicate successful data transfer. The transmitting device, either master or slave, will release the bus after transmitting eight bits. During the ninth clock cycle the receiver will put the SDA line to Low in order to acknowledge that it received the eight bits of data.

The SPD will respond with an acknowledge when it received the start condition followed by slave address issued by master.

In the read operation, the SPD will transmit eight bits of data, release the SDA line and monitor the line for an acknowledge. If an acknowledge is detected and no stop condition is issued by master, the SPD will continue to transmit data. If an acknowledge is not detected, the SPD will terminated further data transmissions. The master must then issue a stop condition to return the SPD to the standby power mode.

In the write operation, upon receipt of eight bits of data the SPD will respond with an acknowledge, and await the next eight bits of data, again responding with an acknowledge until the stop condition is issued by master.

SLAVE ADDRESS ADDRESSING

Following a start condition, the master must output the eight bits slave address. The most significant four bits of the slave address are device type identifier. For the SPD this is fixed as 1010[B]. Refer to the Fig.2 below.

The next three significant bits are used to select a particular device. A system could have up to eight SPD devices–namely up to eight modules–on the bus. The eight addresses for eight SPD devices are defined by the state of the SA_0, SA_1 and SA_2 inputs. For this module, the three bits are fixed as 000[B] because all addresses are driven to V_{SS} on the module. Therefore, no address inputs are required.

The last bit of the slave address defines the operation to be performed. When $R/\overline{W}$ bit is "1", a read operation is selected, when $R/\overline{W}$ bit is "0", a write operation is selected.

Following the start condition, the SPD monitors the SDA line comparing the slave address being transmitted with its slave address (device type and state of SA_0, SA_1, and SA_2 inputs). Upon a correct compare the SPD outputs an acknowledge on the SDA line. Depending on the state of the $R/\overline{W}$ bit, the SPD will execute a read or write operation.

Fig.2 – SLAVE ADDRESS

| DEVICE TYPE IDENTIFIER				DEVICE ADDRESS			
1	0	1	0	SA_2	SA_1	SA_0	$R/\overline{W}$

15

3. READ OPERATIONS

CURRENT ADDRESS READ

Internally the SPD contains an address counter that maintains the address of the last data accessed, incremented by one. Therefore, if the last access (either a read or write operation) was to address(n), the next read operation would access data from address(n+1). Upon receipt of the slave address with the R/$\overline{W}$ bit = "1", the SPD issues an acknowledge and transmits the eight bits of data during the next eight clock cycles. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.3 for the sequence of address, acknowledge and data transfer.

Fig.3 – CURRENT ADDRESS READ

RANDOM READ

Random Read operations allow the master to access any memory location in a random manner. Prior to issuing the slave address with the R/$\overline{W}$ bit = "1", the master must first perform a "dummy" write operation on the SPD. The master issues the start condition, and the slave address followed by the word address. After the word address acknowledge, the master immediately reissues the start condition and the slave address with the R/$\overline{W}$ bit = "1". This will be followed by an acknowledge from the SPD and then by the eight bits of data. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.4 for the sequence of address, acknowledge and data transfer.

Fig.4 – RANDOM READ

SEQUENTIAL READ

Sequential Read can be initiated as either a current address read or random read. The first data are transmitted as with the other read mode, however, the master now responds with an acknowledge, indicating it requires additional data. The SPD continues to output data for each acknowledge received. The master terminates this transmission by issuing a stop condition, omitting the ninth clock cycle acknowledge. Refer to Fig.5 for the sequence of address, acknowledge and data transfer.

The data output is sequential, with the data from address(n) followed by the data from address(n+1). The address counter for read operations increments all address bits, allowing the entire memory contents to be serially read during one operation. At the end of the address space (address 255), the counter "rolls over" to address 0 and the SPD continues to output data for each acknowledge received.

Fig.5 – SEQUENTIAL READ

4. DC CHARACTERISTICS

Parameter	Note	Symbol	Condition	Value		Unit
				Min.	Max.	
Input Leakage Current		S_{ILI}	$0\text{ V} \leq V_{IN} \leq V_{CC}$	−10	10	μA
Output Leakage Current		S_{ILO}	$0\text{ V} \leq V_{OUT} \leq V_{CC}$	−10	10	μA
Output Low Voltage	*1	S_{VOL}	$I_{OL} = 3.0\text{ mA}$	—	0.4	V

Note: *1. Referenced to V_{SS}.

5. AC CHARACTERISTICS

| No.	Parameter	Symbol	Min.	Max.	Unit
1	SCL Clock Frequency	f_{SCL}	0	100	KHz
2	Noise Suppression Time Constant at SCL, SDA Inputs	T_I	—	100	ns
3	SCL Low to SDA Data Out Valid	t_{AA}	—	3.5	µs
4	Time the Bus Must Be Free Before a New Transmission Can Start	t_{BUF}	4.7	—	µs
5	Start Condition Hold Time	$t_{HD:STA}$	4.0	—	µs
6	Clock Low Period	t_{LOW}	4.7	—	µs
7	Clock High Period	t_{HIGH}	4.0	—	µs
8	Start Condition Set Up Time	$t_{SU:STA}$	4.7	—	µs
9	Data In Hold Time	$t_{HD:DAT}$	0	—	µs
10	Data In Set Up Time	$t_{SU:DAT}$	250	—	ns
11	SDA and SCL Rise Time	t_R	—	1	µs
12	SDA and SCL Fall Time	t_F	—	300	ns
13	Stop Condition Set Up Time	$t_{SU:STO}$	4.7	—	µs
14	Data Out Hold Time	t_{DH}	100	—	ns
15	Write Cycle Time	t_{WR}	—	15	ms

Fig.6 – TIMING WAVEFORM

18

■ PACKAGE DIMENSIONS

144-PIN SMALL OUTLINE DUAL IN-LINE MEMORY MODULE
(CASE No.: MDS-144P-P04)

67.60±0.13(2.661±.005)

3.80(.150)MAX

2.10±0.10
(.083±.004)

4.00±0.10
(.157±.004)

25.40±0.13
(1.000±.005)

20.00±0.10
(.787±.004)

"A" "B"

143

3.30±0.13
(.130±.005)

23.20±0.05
(.913±.002)

32.80±0.05
(1.291±.002)

4.00(.157)MIN

Pin No.1 INDEX

24.50(.965)TYP

29.00±0.10(1.142±.004)

63.60±0.10(2.504±.004)

1.00±0.10
(.039±.004)

3.70±0.13
(.146±.005)

23.20±0.05
(.913±.002)

32.80±0.05
(1.291±.002)

4.60±0.13
(.181±.005)

6.00±0.08
(.236±.003)

2.10±0.10
(.083±.004)

0.80±0.03
(.031±.001)

2

144

Ø1.80±0.05
(Ø.071±.002)

NOTCHES FULL R

Details of "A" part

2.50±0.10
(.098±.004)

NOTHES FULL R

4.00±0.10
(.157±.004)

1.50±0.10
(.059±.004)

4.60±0.13
(.181±.005)

Details of "B" part

0.60±0.05
(.024±.002)

0.25(.010)MAX   2.55(.100)MIN

© 1996 FUJITSU LIMITED M144004SC-2-2

Dimension in mm (inches).

19

FUJITSU LIMITED

For further information please contact:

Japan
FUJITSU LIMITED
Corporate Global Business Support Division
Electronic Devices
KAWASAKI PLANT, 4-1-1, Kamikodanaka
Nakahara-ku, Kawasaki-shi
Kanagawa 211-88, Japan
Tel: (044) 754-3763
Fax: (044) 754-3329

North and South America
FUJITSU MICROELECTRONICS, INC.
Semiconductor Division
3545 North First Street
San Jose, CA 95134-1804, U.S.A.
Tel: (408) 922-9000
Fax: (408) 432-9044/9045

Europe
FUJITSU MIKROELEKTRONIK GmbH
Am Siebenstein 6-10
63303 Dreieich-Buchschlag
Germany
Tel: (06103) 690-0
Fax: (06103) 690-122

Asia Pacific
FUJITSU MICROELECTRONICS ASIA PTE. LIMITED
#05-08, 151 Lorong Chuan
New Tech Park
Singapore 556741
Tel: (65) 281-0770
Fax: (65) 281-0220

F9703
© FUJITSU LIMITED Printed in Japan