

PSMN9R1-30YL

N-channel 9.1 mΩ 30 V TrenchMOS logic level FET in LFPAK Rev. 2 — 16 May 2011 Product data she

Product data sheet

Product profile 1.

1.1 General description

Logic level N-channel enhancement mode Field-Effect Transistor (FET) in a plastic package using TrenchMOS technology. This product is designed and qualified for use in industrial and communications applications.

1.2 Features and benefits

- High efficiency due to low switching and conduction losses
- Suitable for logic level gate drive sources

1.3 Applications

- Class-D amplifiers
- DC-to-DC converters

- Motor control
- Server power supplies

1.4 Quick reference data

| Table 1. Quick referen | ce data |
|------------------------|---------|
|------------------------|---------|

| Symbol | Parameter | Conditions | Min | Тур | Мах | Unit |
|----------------------|--|--|-----|-----|-----|------|
| V _{DS} | drain-source voltage | T _j ≥ 25 °C; T _j ≤ 175 °C | - | - | 30 | V |
| I _D | drain current | $T_{mb} = 25 \text{ °C}; V_{GS} = 10 \text{ V};$ see Figure 1 | - | - | 57 | А |
| P _{tot} | total power dissipation | T _{mb} = 25 °C; see <u>Figure 2</u> | - | - | 52 | W |
| Static cha | racteristics | | | | | |
| R _{DSon} | drain-source on-state resistance | V _{GS} = 10 V; I _D = 15 A; T _j = 25 °C | - | 7.8 | 9.1 | mΩ |
| Dynamic of | characteristics | | | | | |
| Q _{GD} | gate-drain charge | V_{GS} = 10 V; I_D = 45 A; V_{DS} = 15 V; see <u>Figure 14</u> ; see <u>Figure 15</u> | - | 4.1 | - | nC |
| Q _{G(tot)} | total gate charge | $V_{GS} = 4.5 \text{ V}; \text{ I}_{D} = 45 \text{ A};$ $V_{DS} = 15 \text{ V}; \text{ see } \frac{\text{Figure } 14}{\text{Figure } 15};$ see $\frac{\text{Figure } 15}{\text{Figure } 15}$ | - | 8.4 | - | nC |
| Avalanche | e ruggedness | | | | | |
| E _{DS(AL)S} | non-repetitive drain-source avalanche energy | $ \begin{array}{l} V_{GS} = 10 \; V; \; T_{j(\text{init})} = 25 \; ^{\circ}\text{C}; \\ I_{D} = 57 \; A; \; V_{sup} \leq 30 \; V; \\ R_{GS} = 50 \; \Omega; \; \text{unclamped} \end{array} $ | - | - | 17 | mJ |
| | | | | | | |



N-channel 9.1 m Ω 30 V TrenchMOS logic level FET in LFPAK

2. Pinning information

| Table 2. | Pinning | information | | |
|----------|---------|-----------------------------------|--------------------|----------------|
| Pin | Symbol | Description | Simplified outline | Graphic symbol |
| 1 | S | source | | _ |
| 2 | S | source | mb | |
| 3 | S | source | | |
| 4 | G | gate | | |
| mb | D | mounting base; connected to drain | | mbb076 S |
| | | | SOT669 (LFPAK; | |

Power-SO8)

3. Ordering information

| Table 3. Order | ng information | | |
|----------------|------------------|---|---------|
| Type number | Package | | |
| | Name | Description | Version |
| PSMN9R1-30YL | LFPAK; Power-SO8 | plastic single-ended surface-mounted package; 4 leads | SOT669 |

4. Limiting values


Table 4. Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134).

| | | 3 · y · · · · · · · · · · | | | |
|----------------------|---|---|-----|-----|------|
| Symbol | Parameter | Conditions | Min | Max | Unit |
| V _{DS} | drain-source voltage | T _j ≥ 25 °C; T _j ≤ 175 °C | - | 30 | V |
| V _{DSM} | peak drain-source voltage | $t_p \le 25 \text{ ns}; f \le 500 \text{ kHz}; E_{DS(AL)} \le 60 \text{ nJ};$ pulsed | - | 35 | V |
| V _{DGR} | drain-gate voltage | T _j ≥ 25 °C; T _j ≤ 175 °C; R _{GS} = 20 kΩ | - | 30 | V |
| V _{GS} | gate-source voltage | | -20 | 20 | V |
| I _D | drain current | V_{GS} = 10 V; T_{mb} = 100 °C; see <u>Figure 1</u> | - | 40 | А |
| | | V_{GS} = 10 V; T_{mb} = 25 °C; see <u>Figure 1</u> | - | 57 | А |
| I _{DM} | peak drain current | pulsed; t _p ≤ 10 µs; T _{mb} = 25 °C; see <u>Figure 3</u> | - | 229 | А |
| P _{tot} | total power dissipation | T _{mb} = 25 °C; see <u>Figure 2</u> | - | 52 | W |
| T _{stg} | storage temperature | | -55 | 175 | °C |
| Tj | junction temperature | | -55 | 175 | °C |
| Source-drain | diode | | | | |
| I _S | source current | T _{mb} = 25 °C | - | 57 | А |
| I _{SM} | peak source current | pulsed; $t_p \le 10 \ \mu s$; $T_{mb} = 25 \ ^{\circ}C$ | - | 229 | А |
| Avalanche ru | Iggedness | | | | |
| E _{DS(AL)S} | non-repetitive drain-source avalanche energy | V_{GS} = 10 V; $T_{j(init)}$ = 25 °C; I_D = 57 A; $V_{sup} \le$ 30 V; R_{GS} = 50 Ω ; unclamped | - | 17 | mJ |
| | | | | | |

PSMN9R1-30YL

N-channel 9.1 m Ω 30 V TrenchMOS logic level FET in LFPAK




3 of 14

N-channel 9.1 m Ω 30 V TrenchMOS logic level FET in LFPAK

Thermal characteristics 5.

| Table 5. | Thermal characteristics | | | | | |
|-----------------------|---|--------------|-----|------|------|------|
| Symbol | Parameter | Conditions | Min | Тур | Max | Unit |
| R _{th(j-mb)} | thermal resistance from junction to mounting base | see Figure 4 | - | 1.54 | 2.87 | K/W |



N-channel 9.1 m Ω 30 V TrenchMOS logic level FET in LFPAK

6. Characteristics

Table 6. Characteristics

Tested to JEDEC standards where applicable.

| Symbol | Parameter | Conditions | Min | Тур | Мах | Unit |
|---------------------------------------|---|---|-----|------|------|------|
| Static chara | octeristics | | | | | |
| V _{(BR)DSS} | drain-source breakdown | $I_D = 250 \ \mu\text{A}; \ V_{GS} = 0 \ V; \ T_j = 25 \ ^\circ\text{C}$ | 30 | - | - | V |
| | voltage | $I_D = 250 \ \mu\text{A}; \ V_{GS} = 0 \ V; \ T_j = -55 \ ^\circ\text{C}$ | 27 | - | - | V |
| V _{GS(th)} gate-so | gate-source threshold voltage | $I_D = 1 \text{ mA}; V_{DS} = V_{GS}; T_j = 25 \text{ °C};$ see <u>Figure 11</u> ; see <u>Figure 12</u> | 1.3 | 1.7 | 2.15 | V |
| | | I _D = 1 mA; V _{DS} = V _{GS} ; T _j = 150 °C; see <u>Figure 12</u> | 0.5 | - | - | V |
| | | I _D = 1 mA; V _{DS} = V _{GS} ; T _j = -55 °C; see <u>Figure 12</u> | - | - | 2.55 | V |
| I _{DSS} | drain leakage current | $V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 25 \text{ °C}$ | - | 0.02 | 1 | μA |
| | | $V_{DS} = 30 \text{ V}; V_{GS} = 0 \text{ V}; T_j = 150 ^{\circ}\text{C}$ | - | - | 100 | μA |
| I _{GSS} | gate leakage current | V_{GS} = 16 V; V_{DS} = 0 V; T_j = 25 °C | - | 10 | 100 | nA |
| | | $V_{GS} = -16 \text{ V}; V_{DS} = 0 \text{ V}; T_j = 25 ^{\circ}\text{C}$ | - | 10 | 100 | nA |
| R _{DSon} | drain-source on-state | V_{GS} = 4.5 V; I_{D} = 15 A; T_{j} = 25 $^{\circ}C$ | - | - | 13.6 | mΩ |
| resistance | V _{GS} = 10 V; I _D = 15 A; T _j = 150 °C; see <u>Figure 13</u> | - | - | 16.4 | mΩ | |
| | | V_{GS} = 10 V; I _D = 15 A; T _j = 25 °C | - | 7.8 | 9.1 | mΩ |
| R _G | gate resistance | f = 1 MHz | - | 2.03 | - | Ω |
| Dynamic ch | aracteristics | | | | | |
| Q _{G(tot)} total gate charge | total gate charge | $I_D = 45 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 4.5 \text{ V};$ see <u>Figure 14</u> ; see <u>Figure 15</u> | - | 8.4 | - | nC |
| | | $I_D = 45 \text{ A}; V_{DS} = 15 \text{ V}; V_{GS} = 10 \text{ V};$ see <u>Figure 14</u> ; see <u>Figure 15</u> | - | 16.7 | - | nC |
| | | $I_D = 0 \text{ A}; V_{DS} = 0 \text{ V}; V_{GS} = 10 \text{ V}$ | - | 14.5 | - | nC |
| Q _{GS} | gate-source charge | $I_D = 45 \text{ A}; \text{ V}_{DS} = 15 \text{ V}; \text{ V}_{GS} = 10 \text{ V};$ | - | 2.5 | - | nC |
| Q _{GS(th)} | pre-threshold gate-source charge | see <u>Figure 14</u> ; see <u>Figure 15</u> | - | 1.4 | - | nC |
| Q _{GS(th-pl)} | post-threshold gate-source charge | | - | 1.1 | - | nC |
| Q _{GD} | gate-drain charge | | - | 4.1 | - | nC |
| V _{GS(pl)} | gate-source plateau voltage | V _{DS} = 15 V; see <u>Figure 15;</u> see <u>Figure 14</u> | - | 3.3 | - | V |
| C _{iss} | input capacitance | V _{DS} = 15 V; V _{GS} = 0 V; f = 1 MHz; | - | 894 | - | pF |
| C _{oss} | output capacitance | $T_j = 25 \text{ °C}; \text{ see } Figure 16$ | - | 182 | - | pF |
| C _{rss} | reverse transfer capacitance | | - | 98 | - | pF |
| t _{d(on)} | turn-on delay time | $V_{DS} = 15 \text{ V}; \text{ R}_{L} = 1.5 \Omega; \text{ V}_{GS} = 4.5 \text{ V};$ | - | 14 | - | ns |
| t _r | rise time | $R_{G(ext)} = 4.7 \Omega$ | - | 20 | - | ns |
| t _{d(off)} | turn-off delay time | | - | 18 | - | ns |
| t _f | fall time | $\begin{array}{l} V_{\text{DS}} = 15 \text{ V}; \ R_{\text{L}} = 0.5 \ \Omega; \ V_{\text{GS}} = 4.5 \ V; \\ R_{\text{G}(\text{ext})} = 4.7 \ \Omega \end{array}$ | - | 7 | - | ns |

Table 6.

Characteristics ... continued

PSMN9R1-30YL

Тур

0.9

13

25

Max

1.2

-

-

Unit

V

ns

nC


N-channel 9.1 mΩ 30 V TrenchMOS logic level FET in LFPAK

Min

-

-


Tested to JEDEC standards where applicable. Symbol Parameter Conditions Source-drain diode V_{SD} source-drain voltage $I_{S} = 25 \text{ A}; V_{GS} = 0 \text{ V}; T_{i} = 25 \text{ °C};$ see Figure 17 $I_{S} = 10 \text{ A}; \text{ d}I_{S}/\text{d}t = -100 \text{ A}/\mu\text{s};$ reverse recovery time t_{rr} $V_{GS} = 0 V; V_{DS} = 15 V$ recovered charge Qr



All information provided in this document is subject to legal disclaimers.


PSMN9R1-30YL

N-channel 9.1 m Ω 30 V TrenchMOS logic level FET in LFPAK




PSMN9R1-30YL

N-channel 9.1 mΩ 30 V TrenchMOS logic level FET in LFPAK



PSMN9R1-30YL

N-channel 9.1 m Ω 30 V TrenchMOS logic level FET in LFPAK



PSMN9R1-30YL

N-channel 9.1 mΩ 30 V TrenchMOS logic level FET in LFPAK

7. Package outline




Fig 18. Package outline SOT669 (LFPAK; Power-SO8)

PSMN9R1-30YL Product data sheet N-channel 9.1 mΩ 30 V TrenchMOS logic level FET in LFPAK

8. Revision history

| Table 7. Revision h | nistory | | | |
|---------------------|-------------------------------------|--------------------|---------------|------------------|
| Document ID | Release date | Data sheet status | Change notice | Supersedes |
| PSMN9R1-30YL v.2 | 20110516 | Product data sheet | - | PSMN9R1-30YL v.1 |
| Modifications: | Various changes | to content. | | |
| PSMN9R1-30YL v.1 | 20110112 | Product data sheet | - | - |

9. Legal information

9.1 Data sheet status

| Document status [1] [2] | Product status [3] | Definition |
|--------------------------------|--------------------|---|
| Objective [short] data sheet | Development | This document contains data from the objective specification for product development. |
| Preliminary [short] data sheet | Qualification | This document contains data from the preliminary specification. |
| Product [short] data sheet | Production | This document contains the product specification. |

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL <u>http://www.nxp.com</u>.

9.2 Definitions

Preview — The document is a preview version only. The document is still subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. NXP Semiconductors does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of use of such information.

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local NXP Semiconductors sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

Product specification — The information and data provided in a Product data sheet shall define the specification of the product as agreed between NXP Semiconductors and its customer, unless NXP Semiconductors and customer have explicitly agreed otherwise in writing. In no event however, shall an agreement be valid in which the NXP Semiconductors product is deemed to offer functions and qualities beyond those described in the Product data sheet.

9.3 Disclaimers

Limited warranty and liability — Information in this document is believed to be accurate and reliable. However, NXP Semiconductors does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

In no event shall NXP Semiconductors be liable for any indirect, incidental, punitive, special or consequential damages (including - without limitation - lost profits, lost savings, business interruption, costs related to the removal or replacement of any products or rework charges) whether or not such damages are based on tort (including negligence), warranty, breach of contract or any other legal theory.

Notwithstanding any damages that customer might incur for any reason whatsoever, NXP Semiconductors' aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the *Terms and conditions of commercial sale* of NXP Semiconductors.

Right to make changes — NXP Semiconductors reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — NXP Semiconductors products are not designed, authorized or warranted to be suitable for use in life support, life-critical or safety-critical systems or equipment, nor in applications where failure or malfunction of an NXP Semiconductors product can reasonably be expected to result in personal injury, death or severe property or environmental damage. NXP Semiconductors accepts no liability for inclusion and/or use of NXP Semiconductors products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Quick reference data — The Quick reference data is an extract of the product data given in the Limiting values and Characteristics sections of this document, and as such is not complete, exhaustive or legally binding.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. NXP Semiconductors makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Customers are responsible for the design and operation of their applications and products using NXP Semiconductors products, and NXP Semiconductors accepts no liability for any assistance with applications or customer product design. It is customer's sole responsibility to determine whether the NXP Semiconductors product sole and fit for the customer's applications and products planned, as well as for the planned application and use of customer's third party customer(s). Customers should provide appropriate design and operating safeguards to minimize the risks associated with their applications and products.

NXP Semiconductors does not accept any liability related to any default, damage, costs or problem which is based on any weakness or default in the customer's applications or products, or the application or use by customer's third party customer(s). Customer is responsible for doing all necessary testing for the customer's applications and products using NXP Semiconductors products in order to avoid a default of the applications and the products or of the application or use by customer's third party customer(s). NXP does not accept any liability in this respect.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) will cause permanent damage to the device. Limiting values are stress ratings only and (proper) operation of the device at these or any other conditions above those given in the Recommended operating conditions section (if present) or the Characteristics sections of this document is not warranted. Constant or repeated exposure to limiting values will permanently and irreversibly affect the quality and reliability of the device.

PSMN9R1-30YL

12 of 14

PSMN9R1-30YL

N-channel 9.1 mΩ 30 V TrenchMOS logic level FET in LFPAK

Terms and conditions of commercial sale — NXP Semiconductors products are sold subject to the general terms and conditions of commercial sale, as published at http://www.nxp.com/profile/terms, unless otherwise agreed in a valid written individual agreement. In case an individual agreement is concluded only the terms and conditions of the respective agreement shall apply. NXP Semiconductors hereby expressly objects to applying the customer's general terms and conditions with regard to the purchase of NXP Semiconductors products by customer.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

Export control — This document as well as the item(s) described herein may be subject to export control regulations. Export might require a prior authorization from national authorities.

Non-automotive qualified products — Unless this data sheet expressly states that this specific NXP Semiconductors product is automotive qualified, the product is not suitable for automotive use. It is neither qualified nor tested in accordance with automotive testing or application requirements. NXP Semiconductors accepts no liability for inclusion and/or use of non-automotive qualified products in automotive equipment or applications.

10. Contact information

For more information, please visit: <u>http://www.nxp.com</u>

For sales office addresses, please send an email to: salesaddresses@nxp.com

In the event that customer uses the product for design-in and use in automotive applications to automotive specifications and standards, customer (a) shall use the product without NXP Semiconductors' warranty of the product for such automotive applications, use and specifications, and (b) whenever customer uses the product for automotive applications beyond NXP Semiconductors' specifications such use shall be solely at customer's own risk, and (c) customer fully indemnifies NXP Semiconductors for any liability, damages or failed product claims resulting from customer design and use of the product for automotive applications beyond NXP Semiconductors' standard warranty and NXP Semiconductors' product specifications.

9.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

Adelante, Bitport, Bitsound, CoolFlux, CoReUse, DESFire, EZ-HV, FabKey, GreenChip, HiPerSmart, HITAG, I²C-bus logo, ICODE, I-CODE, ITEC, Labelution, MIFARE, MIFARE Plus, MIFARE Ultralight, MoReUse, QLPAK, Silicon Tuner, SiliconMAX, SmartXA, STARplug, TOPFET, TrenchMOS, TriMedia and UCODE — are trademarks of NXP B.V.

HD Radio and HD Radio logo — are trademarks of iBiquity Digital Corporation.

PSMN9R1-30YL

N-channel 9.1 m Ω 30 V TrenchMOS logic level FET in LFPAK

11. Contents

| 1 | Product profile1 |
|-----|--------------------------|
| 1.1 | General description1 |
| 1.2 | Features and benefits1 |
| 1.3 | Applications1 |
| 1.4 | Quick reference data1 |
| 2 | Pinning information2 |
| 3 | Ordering information2 |
| 4 | Limiting values2 |
| 5 | Thermal characteristics4 |
| 6 | Characteristics5 |
| 7 | Package outline10 |
| 8 | Revision history11 |
| 9 | Legal information12 |
| 9.1 | Data sheet status12 |
| 9.2 | Definitions12 |
| 9.3 | Disclaimers |
| 9.4 | Trademarks13 |
| 10 | Contact information13 |

Please be aware that important notices concerning this document and the product(s) described herein, have been included in section 'Legal information'.

© NXP B.V. 2011.

All rights reserved.

For more information, please visit: http://www.nxp.com For sales office addresses, please send an email to: salesaddresses@nxp.com

Date of release: 16 May 2011 Document identifier: PSMN9R1-30YL