# 

# **HIGH-PERFORMANCE 6-CHANNEL AC'97** 2.3 CODEC WITH UNIVERSAL JACKS™

# **OVERVIEW**

High performance, 6-channel, AC'97 2.3 CODECs with high Signal-to-Noise ratio and low distortion.

# FEATURES

- High performance  $\Sigma\Delta$  technology
- 6-Channel AC'97 2.3 CODECs
- 20-bit full duplex stereo ADCs
- 20-bit full duplex DACs
- Headphone drive capability
- SPDIF IN Support
- SPDIF\_OUT Support, including 96 kHz
- ADAT<sup>®</sup> Optical "Litepipe" Interface Support
- Universal Jacks<sup>™</sup> Functionality for jack interchangeability
- Internal Jack Sensing
- **Crystal Elimination Circuit**
- **Front/Rear Stereo Microphone**
- 96 kHz DAC Playback support
- Up to 5 General Purpose I/Os
- **Digital and Analog PC BEEP**
- AC'97 2.3 Paging Registers and Analog Plug and **Play Capability**
- Energy saving dynamic power modes
- >90 dB SNR and >-90dBV THD+N
- Adjustable VREF\_OUT Control
- **Pin compatible with 2-Channel CODECs**
- Independent sample rates for ADC & DACs
- +3.3 V & +5 V analog power supply options

# DESCRIPTION

IDT's STAC9758/9759 are general purpose 20-bit, full duplex, 6-Channel audio CODECs conforming to the analog component specification of AC '97 (Audio Codec 97 Component Specification Rev. 2.3). The STAC9758/9759 incorporates IDT's proprietary  $\Sigma\Delta$  technology to achieve a DAC SNR in excess of 90dB. With IDT's headphone drive capability, headphones can be driven without an external amplifier. The STAC9758/9759 communicates via the five AC-Link to any digital component of AC '97, providing flexibility in the audio system design. Packaged in an AC '97 compliant 48-pin TQFP, the STAC9758/9759 can be placed on the motherboard, daughter boards, PCI, AMR, CNR, MDC or ACR cards.

Supported ADC and DAC audio sample rates include 96kHz, 48kHz, 44.1kHz, 32kHz, 22.05kHz, 16kHz, 11.025kHz, and 8 kHz; additional rates are supported in the STAC9758/9759 soft audio drivers. All ADCs and DACs operate at 20-bit resolution. SPDIF\_OUT supported sample rates include 96kHz, 48kHz, 44.1kHz and 32kHz. SPDIF\_IN supports 48kHz and 44.1kHz.

The STAC9758/9759 includes internal jack sensing using proprietary IDT current and impedance-sensing techniques. The impedance load on any of the inputs or outputs can be detected. The STAC9758/9759 also supports Uni*versal Jacks*<sup>TM</sup> functionality for jack interchangeability.

The GPIOs on the STAC9758/9759 remain available for advanced configurations. The STAC9758/9759 can support up to 5 GPIOs.

The STAC9758/9759 is designed primarily to support 6-channel audio. Additionally, the STAC9758/9759 provides for a stereo enhancement feature, IDT Surround 3D (SS3D).

The STAC9758/9759 also supports the ADAT<sup>®</sup> Optical "Litepipe" Interface, which provides an 8 channel output for professional and consumer audio applications.

The STAC9758/9759 can be SoundBlaster<sup>®</sup> and Windows Sound System<sup>®</sup> compatible when used with IDT's WDM driver for Windows 98/2K/ME/XP or with Intel/Microsoft driver included with Windows 2K/ME/XP.

SoundBlaster is a registered trademark of Creative Labs. Windows is a registered trademark of Microsoft Corporation. ADAT Optical is a registered trademark of Alesis Corporation.

DATASHEET STAC9758/9759

# TABLE OF CONTENTS

11. Features       8         12. Block Diagram       9         2. CHARACTERISTICS/SPECIFICATIONS       10         2.1. Electrical Specifications       10         2.1.1. Absolute Maximum Ratings       10         2.1.2. Recommended Operation Conditions       10         2.1.3. Power Consumption       11         2.1.4. Roch-Link Static Digital Specifications       12         2.1.5. STAC9758 3.4V Analog Performance Characteristics       14         2.2.1.6. STAC9759 3.3V Analog Performance Characteristics       14         2.2.1. Cold Reset       17         2.2.2. Cold Reset       17         2.2.3. Clocks       18         2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.5. Data Setup and Hold       20         2.2.6. Signal Rise and Fail Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.3. TYPICAL CONNECTION DIAGRAM       22         3.1. Spill Independent Power Supply Operation       23         3.4. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical Interface       25         4.2. Controller to Multiple CODEC       25         4.3. Controller to Multiple CODEC Complementations       26         4.4. Clocking for	1. DESCRIPTION	7
2. CHARACTER STICS/SPECIFICATIONS         10           2.1. Electrical Specifications         10           2.1.1. Absolute Maximum Ratings         10           2.1.2. Recommended Operation Conditions         10           2.1.3. Power Consumption         11           2.1.4. Recommended Operation Conditions         12           2.1.5. STAC9758 5V Analog Performance Characteristics         12           2.1.6. STAC9759 3.3V Analog Performance Characteristics         14           2.2.1.6. STAC9758/9.3V Analog Performance Characteristics         14           2.2.1. Cold Reset         17           2.2.1. Cold Reset         17           2.2.2. Clocks         18           2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies         19           2.2.5. Data Setup and Hold         20           2.2.6. Signal Rise and Fall Times         20           2.2.7. AC-Link Low Power Mode Timing         21           2.8. ATE Test Mode         21           2.9. ACTIONECTION DIAGRAM         22           3.1. Split Independent Power Supply Operation         23           4.2. ONTROLLER, CODEC AND AC-LINK         25           4.1. AC-Link Physical interface         25           4.2. Controller to Multiple CODEC         25           4.3. Contro	1.1. Features	8
2.1. Electrical Specifications       10         2.1.1. Absolute Maximum Ratings       10         2.1.2. Recommended Operation Conditions       10         2.1.3. Power Consumption       11         2.1.4. AC-Link Static Digital Specifications       12         2.1.5. STAC9758 5V Analog Performance Characteristics       12         2.1.6. STAC9758 5V Analog Performance Characteristics       14         2.2. AC Timing Characteristics       17         2.2.1. Cold Reset       17         2.2.2. Warm Reset       17         2.2.3. Clocks       18         2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.5. Data Setup and Hold       20         2.2.6. Signal Rise and Fall Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.8. ATE Test Mode       21         3. TYPICAL CONNECTION DIAGRAM       22         3. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical Interface       25         4.2. Controller to Single CODEC       25         4.3. Controller to Multiple CODEC Addressing       27         4.3. Scontroller to Multiple CODEC Addressing       27         4.3. Controller to Multiple CODEC Addressing       27         4.5. S	1.2. Block Diagram	9
2.1. Electrical Specifications       10         2.1.1. Absolute Maximum Ratings       10         2.1.2. Recommended Operation Conditions       10         2.1.3. Power Consumption       11         2.1.4. AC-Link Static Digital Specifications       12         2.1.5. STAC9758 5V Analog Performance Characteristics       12         2.1.6. STAC9758 5V Analog Performance Characteristics       14         2.2. AC Timing Characteristics       17         2.2.1. Cold Reset       17         2.2.2. Warm Reset       17         2.2.3. Clocks       18         2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.5. Data Setup and Hold       20         2.2.6. Signal Rise and Fall Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.8. ATE Test Mode       21         3. TYPICAL CONNECTION DIAGRAM       22         3. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical Interface       25         4.2. Controller to Single CODEC       25         4.3. Controller to Multiple CODEC Addressing       27         4.3. Scontroller to Multiple CODEC Addressing       27         4.3. Controller to Multiple CODEC Addressing       27         4.5. S	2. CHARACTERISTICS/SPECIFICATIONS	10
2.1.1 Absolute Maximum Ratings       10         2.1.2 Recommended Operation Conditions       10         2.1.3 Power Consumption       11         2.1.4 AC-Link Static Digital Specifications       12         2.1.5 STAC9758 5V Analog Performance Characteristics       12         2.1.6 STAC9759 3.3V Analog Performance Characteristics       14         2.2.1 Cold Reset       17         2.2.1 Cold Reset       17         2.2.3 Clocks       18         2.2.4 STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.5 Data Setup and Hold       20         2.2.6 Signal Rise and Fall Times       20         2.2.7 AC-Link Low Power Mode Tirning       21         2.2.8 ATE Test Mode       21         3.1 Split Independent Power Supply Operation       23         4 CONTROLLER, CODEC AND AC-LINK       25         4.1 AC-Link Physical Interface       25         4.2 Controller to Single CODEC       27         4.3.1 Primary CODEC Addressing       27         4.3.2 Secondary CODEC Addressing       27         4.3.3 CODEC ID Strapping       28         4.4.5 TAC9758/9759 as a Secondary CODEC       28         4.5.5 TAC9758/9759 as a Secondary CODEC       28         4.5.1 Newer Management		
2.1.2. Recommended Operation Conditions       10         2.1.3. Power Consumption       11         2.1.4. AC-Link Static Digital Specifications       12         2.1.5. STAC9758 5V Analog Performance Characteristics       12         2.1.6. STAC9758 9.3V Analog Performance Characteristics       14         2.2. AC Timing Characteristics       17         2.2.1. Cold Reset       17         2.2.2. Warm Reset       17         2.2.3. Clocks       18         2.4.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.5. Data Setup and Hold       20         2.2.6. Signal Rise and Fall Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.2.8. ATE Test Mode       21         3.1. Split Independent Power Supply Operation       23         4.2. Controller to Single CODEC       25         4.1. AC-Link Physical Interface       25         4.2. Controller to Single CODEC       26         4.3. ODEC ID Strapping       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28		
2.1.3. Power Consumption       11         2.1.4. AC-Link Static Digital Specifications       12         2.1.5. STAC9758 SV Analog Performance Characteristics       12         2.1.6. STAC9759 3.3V Analog Performance Characteristics       14         2.2. AC Timing Characteristics       17         2.2.1. Cold Reset       17         2.2.2. Clocks       18         2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.5. Data Setup and Hold       20         2.2.6. Signal Rise and Fall Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.2.8. ATE Test Mode       21         2.3.1. Split Independent Power Supply Operation       23         3.1. Split Independent Power Supply Operation       23         4.1. AC-Link Physical interface       25         4.2. Controller to Single CODEC       25         4.3. Controller to Single CODEC Addressing       27         4.3. CODEC ADD CAddressing       27         4.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Secondary CODEC       28         4.5. STAC9758/9759 as a Secondary CODEC       28         4.5. Cottroller to Multiple CODEC Modressing       <		
2.1.4. AC-Link Static Digital Specifications       12         2.1.5. STAC9758 5V Analog Performance Characteristics       12         2.1.6. STAC9759 3.3V Analog Performance Characteristics       14         2.2. AC Timing Characteristics       17         2.2.1. Cold Reset       17         2.2.2. Warm Reset       17         2.2.3. Clocks       18         2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.5. Data Setup and Hold       20         2.2.6. Signal Rise and Fall Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.2.8. ATE Test Mode       21         3. TYPICAL CONNECTION DIAGRAM       22         3.1. Split Independent Power Supply Operation       23         3.1. Split Independent Power Supply Operation       23         4.2. Controller to Single CODEC       25         4.3. Controller to Single CODEC       27         4.3. Controller to Single CODEC       27         4.3. Controller to Single CODEC       27         4.3. Controller to Single CODEC Caddressing       27         4.3. Controller to Single CODEC Caddressing       27         4.3. Controller to Multiple CODEC Inplementations       28         4.5. STAC9758/9759 as a Primary CODEC Addressing		
2.1.5. STAC9758 5V Analog Performance Characteristics       12         2.1.6. STAC9759 3.3V Analog Performance Characteristics       14         2.2.4. AC Timing Characteristics       17         2.2.1. Cold Reset       17         2.2.2. Warm Reset       17         2.2.3. Clocks       18         2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.5. Data Setup and Hold       20         2.2.6. Signal Rise and Fall Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.2.8. ATE Test Mode       21         3.1. Split Independent Power Supply Operation       22         3.1. Split Independent Power Supply Operation       23         3.1. Split Independent Power Supply Operation       23         3.1. Split Independent Power Supply Operation       25         4.1. AC-Link Physical interface       25         4.2. Controller to Single CODEC       25         4.3. Controller to Multiple CODEC       26         4.4. Clocking for Multiple CODEC Addressing       27         4.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Inplementations       28         4.5. STAC9758/9759 as a Secondary CODEC       28         4.6. AC-Link Wanagement       29	2.1.4. AC-Link Static Digital Specifications	12
2.1.6. STAC9759 3.3V Analog Performance Characteristics       14         2.2. AC Timing Characteristics       17         2.2.1. Cold Reset       17         2.2.2. Warm Reset       17         2.2.3. Clocks       18         2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.5. Data Setup and Hold       20         2.2.6. Signal Rise and Fall Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.2.8. ATE Test Mode       21         3. TYPICAL CONNECTION DIAGRAM       22         3.1. Split Independent Power Supply Operation       23         4. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical interface       25         4.3. Controller to Single CODEC       25         4.3. Controller to Single CODEC Addressing       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.6. AC-Link Power Management       29         4.6.1. Powering down the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-Link Variable Sample Rate Operation       33         5.2. AC-Link Variable Sample Rate Operation		
2.2. AC Timing Characteristics       17         2.2.1. Cold Reset       17         2.2.2. Warm Reset       17         2.2.3. Clocks       18         2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.6. Data Setup and Hold       20         2.2.6. Signal Rise and Fall Times       20         2.2.6. Signal Rise and Fall Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.2.8. ATE Test Mode       21         3. TYPICAL CONNECTION DIAGRAM       22         3.1. Split Independent Power Supply Operation       23         3. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical interface       25         4.2. Controller to Multiple CODEC       27         4.3. CODEC I MDEC Addressing       27         4.3. CODEC I DStrapping       28         4.5. STAC9758/9759 as a Secondary CODEC       28         4.5. I. STAC9758/9759 as a Secondary CODEC       28         4.5. AC-Link Power Management       29         4.6. A.C-Link Power Management       29         4.6. A.C-Link HoigtTAL INTERFACE       31         5.1. Overview       31         5.2. AC-Link K Variable Sample Rate Operation       33         <		
2.2.2. Warm Reset       17         2.2.3. Clocks       18         2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.5. Data Setup and Hold       20         2.2.6. Signal Rise and Fall Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.2.8. ATE Test Mode       21         3. TYPICAL CONNECTION DIAGRAM       22         3.1. Split Independent Power Supply Operation       23         3. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical interface       25         4.2. Controller to Single CODEC       25         4.3. Controller to Multiple CODEC Addressing       27         4.3. CODEC ID Strapping       27         4.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5. STAC9758/9759 as a Secondary CODEC       28         4.6. AC-Link Power Management       29         4.6. AC-Link Power Management       29         4.6. CODEC Reset       30         5. AC-Link Berial Interface Protocol       33         5.2. AC-Link Variable Sample Rate Operation       33         5.2. AC-Link Variable Sample Rate Operation <td></td> <td></td>		
2.2.3. Clocks       18         2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.5. Data Setup and Hold       20         2.2.6. Signal Rise and Fall Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.2.8. ATE Test Mode       21         2.8. ATE Test Mode       21         3. TYPICAL CONNECTION DIAGRAM       22         3.1. Split Independent Power Supply Operation       23         4. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical Interface       25         4.2. Controller to Single CODEC       25         4.3. Controller to Single CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Secondary CODEC       28         4.6.1. Power Management       29         4.6.3. CODEC Reset       30         5. AC-Link Variable Sample Rate Operation       33         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Operation       33         5.2.3. Uviable Sample Rate Operation       33         5.3.1. Slot 0: TAG / CODE	2.2.1. Cold Reset	17
2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies       19         2.2.5. Data Setup and Hold       20         2.2.6. Signal Rise and Fall Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.2.8. ATE Test Mode       21         3. TYPICAL CONNECTION DIAGRAM       22         3.1. Split Independent Power Supply Operation       23         4. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical Interface       25         4.1. AC-Link Physical Interface       25         4.3. Controller to Single CODEC       25         4.3. Controller to Single CODEC       25         4.3. Controller to Multiple CODECs       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.6. AC-Link Power Management       29         4.6.1. Powering down the AC-Link       29         4.6.1. Orevriew       31         5. AC-LINK DIGITAL INTERFACE       30         5. AC-Link Serial Interface Protocol       32         5.2.1. AC-Link Variable Sample Rate Operation <td>2.2.2. Warm Reset</td> <td>17</td>	2.2.2. Warm Reset	17
22.5. Data Setup and Hold       20         22.6. Signal Rise and Fall Times       20         22.7. AC-Link Low Power Mode Timing       21         22.8. ATE Test Mode       21         3. TYPICAL CONNECTION DIAGRAM       22         3.1. Split Independent Power Supply Operation       23         4. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical interface       25         4.2. Controller to Single CODEC       25         4.3. Controller to Multiple CODECs       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5. STAC9758/9759 as a Secondary CODEC       28         4.6. AC-Link Power Management       29         4.6.1. Powering down the AC-Link       29         4.6.2. Waking up the AC-Link       29         4.6.3. ODEC Reset       30         5.0       31         5.1. STAC9758/0759 as apple Rate Operation       33         5.2. Variable Sample Rate Signaling Protocol       32         5.2. Variable Sample Rate Signaling Protocol       33 <td>2.2.3. Clocks</td> <td>18</td>	2.2.3. Clocks	18
2.2.6. Signal Rise and Fall Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.2.8. ATE Test Mode       21         3. TYPICAL CONNECTION DIAGRAM       22         3.1. Split Independent Power Supply Operation       23         4. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical interface       25         4.2. Controller to Single CODEC       25         4.3. Ontroller to Multiple CODECs       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.6. AC-Link Power Management       29         4.6.3. CODEC Reset       30         5. AC-Link V DigITAL INTERFACE       31         5.1. Overview       31         5.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Operation       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Variable Sample Rate Operation       33         5.3.1. Slot 0: TAG / COD	2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies	19
2.2.6. Signal Rise and Fall Times       20         2.2.7. AC-Link Low Power Mode Timing       21         2.2.8. ATE Test Mode       21         3. TYPICAL CONNECTION DIAGRAM       22         3.1. Split Independent Power Supply Operation       23         4. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical interface       25         4.2. Controller to Single CODEC       25         4.3. Ontroller to Multiple CODECs       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.6. AC-Link Power Management       29         4.6.3. CODEC Reset       30         5. AC-Link V DigITAL INTERFACE       31         5.1. Overview       31         5.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Operation       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Variable Sample Rate Operation       33         5.3.1. Slot 0: TAG / COD	2.2.5. Data Setup and Hold	20
2.2.8. ATE Test Mode       21         3. TYPICAL CONNECTION DIAGRAM       22         3.1. Split Independent Power Supply Operation       23         4. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical interface       25         4.2. Controller to Single CODEC       25         4.3. Controller to Single CODEC Addressing       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.6. AC-Link Power Management       29         4.6.1. Powering down the AC-Link       29         4.6.2. Waking up the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-Link DiGITAL INTERFACE       31         5.1. Overview       31         5.2.2. Variable Sample Rate Signaling Protocol       32         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.3. Slot 1: Command Address Port       36         5.3.4. Slot 3: PCM Playback Right Channel       37         5.3.5. Slot 4: PCM Playback Right Channel <td< td=""><td></td><td></td></td<>		
3. TYPICAL CONNECTION DIAGRAM       22         3.1. Split Independent Power Supply Operation       23         4. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical interface       25         4.2. Controller to Single CODEC       25         4.3. Controller to Multiple CODECs       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC       28         4.5. STAC9758/9759 as a Secondary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.6.1. Powering down the AC-Link       29         4.6.1. Powering down the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.1. Overview       31         5.1. Overview       31         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.3. Slot 1: Command Address Port       36	2.2.7. AC-Link Low Power Mode Timing	21
3.1. Split Independent Power Supply Operation       23         4. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical interface       25         4.2. Controller to Single CODEC       25         4.3. Controller to Multiple CODECs       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.6.1. Powering down the AC-Link       29         4.6.2. Waking up the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2.2. Variable Sample Rate Operation       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.3.3. Slot 0: TAG / CODEC ID       36         5.3.4. Slot 0: TAG / CODEC ID       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 5: Mode	2.2.8. ATE Test Mode	21
4. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical interface       25         4.2. Controller to Single CODEC       25         4.3. Controller to Multiple CODECs       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.6. AC-Link Power Management       29         4.6.1. Powering down the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       32         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.3. Slot 2: Command Address Port       36         5.3.3. Slot 3: PCM Playback Left Channel       37         5.3.4. Slot 3: PCM Playback Right Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.6. Slot 5:	3. TYPICAL CONNECTION DIAGRAM	22
4. CONTROLLER, CODEC AND AC-LINK       25         4.1. AC-Link Physical interface       25         4.2. Controller to Single CODEC       25         4.3. Controller to Multiple CODECs       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.6. AC-Link Power Management       29         4.6.1. Powering down the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       32         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.3. Slot 2: Command Address Port       36         5.3.3. Slot 3: PCM Playback Left Channel       37         5.3.4. Slot 3: PCM Playback Right Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.6. Slot 5:	3.1. Split Independent Power Supply Operation	23
4.1. AC-Link Physical interface       25         4.2. Controller to Single CODEC       25         4.3. Controller to Multiple CODECs       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5.1. STAC9758/9759 as a Primary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.6.1. Powering down the AC-Link       29         4.6.2. Waking up the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-Link Berial Interface Protocol       32         5.1. Overview       31         5.2. Variable Sample Rate Operation       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3.1. Stot 0: TAG / CODEC ID       36         5.3.3. Slot 2: Command Address Port       36         5.3.3. Slot 3: PCM Playback Left Channel       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Left Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37		
4.2. Controller to Single CODEC       25         4.3. Controller to Multiple CODECs       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.6. AC-Link Power Management       29         4.6.1. Powering down the AC-Link       29         4.6.2. Waking up the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-Link Berial Interface Protocol       31         5.1. Overview       31         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Operation       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.3. Slot 2: Command Address Port       36         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Left Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12:		
4.3. Controller to Multiple CODECs       27         4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5.1. STAC9758/9759 as a Primary CODEC       28         4.6.1. Powering down the AC-Link       29         4.6.1. Powering down the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-Link K DIGITAL INTERFACE       31         5.1. Overview       31         5.2. AC-Link Variable Sample Rate Operation       33         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3.3. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38		
4.3.1. Primary CODEC Addressing       27         4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.6. AC-Link Power Management       29         4.6.1. Powering down the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2. Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
4.3.2. Secondary CODEC Addressing       27         4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.6.1. Power Management       29         4.6.2. Waking up the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2. AC-Link Serial Interface Protocol       32         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3.4. Slot 0: TAG / CODEC ID       36         5.3.3. Slot 2: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
4.3.3. CODEC ID Strapping       28         4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.6.1. Power Management       29         4.6.1. Powering down the AC-Link       29         4.6.2. Waking up the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2. AC-Link Serial Interface Protocol       32         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38		
4.4. Clocking for Multiple CODEC Implementations       28         4.5. STAC9758/9759 as a Primary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.6. AC-Link Power Management       29         4.6. AC-Link Powering down the AC-Link       29         4.6.2. Waking up the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2. AC-Link Serial Interface Protocol       32         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       36         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
4.5. STAC9758/9759 as a Primary CODEC       28         4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.6. AC-Link Power Management       29         4.6.1. Powering down the AC-Link       29         4.6.2. Waking up the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2. AC-Link Serial Interface Protocol       32         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Output Frame (SDATA_OUT)       35         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
4.5.1. STAC9758/9759 as a Secondary CODEC       28         4.6. AC-Link Power Management       29         4.6.1. Powering down the AC-Link       29         4.6.2. Waking up the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2. Variable Sample Rate Protocol       32         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Output Frame (SDATA_OUT)       35         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6: 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
4.6. AC-Link Power Management       29         4.6.1. Powering down the AC-Link       29         4.6.2. Waking up the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2. AC-Link Serial Interface Protocol       32         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Output Frame (SDATA_OUT)       35         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38	4.5.1. STAC9758/9759 as a Secondary CODEC	
4.6.1. Powering down the AC-Link       29         4.6.2. Waking up the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2. AC-Link Serial Interface Protocol       32         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Output Frame (SDATA_OUT)       35         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       36         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
4.6.2. Waking up the AC-Link       29         4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2. AC-Link Serial Interface Protocol       32         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Output Frame (SDATA_OUT)       35         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
4.6.3. CODEC Reset       30         5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2. AC-Link Serial Interface Protocol       32         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Output Frame (SDATA_OUT)       35         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
5. AC-LINK DIGITAL INTERFACE       31         5.1. Overview       31         5.2. AC-Link Serial Interface Protocol       32         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Output Frame (SDATA_OUT)       35         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
5.1. Overview315.2. AC-Link Serial Interface Protocol325.2.1. AC-Link Variable Sample Rate Operation335.2.2. Variable Sample Rate Signaling Protocol335.2.3. Primary and Secondary CODEC Register Addressing345.3. AC-Link Output Frame (SDATA_OUT)355.3.1. Slot 0: TAG / CODEC ID365.3.2. Slot 1: Command Address Port365.3.3. Slot 2: Command Data Port375.3.4. Slot 3: PCM Playback Left Channel375.3.5. Slot 4: PCM Playback Right Channel375.3.6. Slot 5: Modem Line 1 Output Channel375.3.7. Slot 6 - 11: DAC375.3.8. Slot 12: Audio GPIO Control Channel385.4. AC-Link Input Frame (SDATA_IN)38		
5.2. AC-Link Serial Interface Protocol       32         5.2.1. AC-Link Variable Sample Rate Operation       33         5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Output Frame (SDATA_OUT)       35         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Output Frame (SDATA_OUT)       35         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
5.2.2. Variable Sample Rate Signaling Protocol       33         5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Output Frame (SDATA_OUT)       35         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
5.2.3. Primary and Secondary CODEC Register Addressing       34         5.3. AC-Link Output Frame (SDATA_OUT)       35         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
5.3. AC-Link Output Frame (SDATA_OUT)       35         5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38	5.2.3. Primary and Secondary CODEC Register Addressing	
5.3.1. Slot 0: TAG / CODEC ID       36         5.3.2. Slot 1: Command Address Port       36         5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
5.3.3. Slot 2: Command Data Port       37         5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
5.3.4. Slot 3: PCM Playback Left Channel       37         5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38	5.3.2. Slot 1: Command Address Port	
5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38	5.3.3. Slot 2: Command Data Port	37
5.3.5. Slot 4: PCM Playback Right Channel       37         5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38	5.3.4. Slot 3: PCM Playback Left Channel	
5.3.6. Slot 5: Modem Line 1 Output Channel       37         5.3.7. Slot 6 - 11: DAC       37         5.3.8. Slot 12: Audio GPIO Control Channel       38         5.4. AC-Link Input Frame (SDATA_IN)       38		
5.3.7. Slot 6 - 11: DAC		
5.3.8. Slot 12: Audio GPIO Control Channel		
5.4. AC-Link Input Frame (SDATA_IN)		

HIGH-PERFORMANCE 6-CHANNEL AC'97 2.3 CODEC WITH UNIVERSAL JACKS™

5.4.2. Slot 2: Status Data Port	
5.4.3. Slot 3: PCM Record Left Channel	
5.4.4. Slot 4: PCM Record Right Channel	
5.4.5. Slot 5: Modem Line 1 ADC	
5.4.6. Slot 6-9: ADC 5.4.7. Slots 7-8: Vendor Reserved	
5.4.7. Slots 7-8. vendor Reserved	
5.4.9. Slot 12: Reserved 5.5. AC-Link Interoperability Requirements and Recommendations	
5.5.1. "Atomic slot" Treatment of Slot 1 Address and Slot 2 Data	
5.6. Slot Assignments for Audio	
6. STAC9758/9759 MIXER	
6.1. SPDIF Digital Mux	
6.2. SPDIF_IN	
6.3. ADAT Optical "Lightpipe" Support	
6.4. Digital PC Beep	40 46
6.5. Double Rate Audio	
6.6. Double Rate SPDIF Output	
7. STAC9758/9759 MIXER DIAGRAM	
8. PROGRAMMING REGISTERS	
8.1. Program Register List	
8.2. Program Register Descriptions	
8.2.1. Reset (00h)	
8.2.2. Master Volume Registers (02h)	
8.2.3. DAC-A Volume Register (04h)	
8.2.4. Master Volume MONO (06h)	
8.2.5. PC BEEP Volume (0Ah)	
8.2.6. Digital PC Beep	
8.2.7. Phone Volume (0Ch)	
8.2.8. Mono/Stereo Mic Volume (0Eh)	
8.2.9. Line In Volume (10h)	
8.2.10. CD Volume (12h)	
8.2.11. DAC-B to Mixer2 Volume Control (14h)	
8.2.12. Aux Volume (16h)	
8.2.13. PCMOut Volume (18h)	
8.2.14. Record Select (1Ah)	
8.2.15. Record Gain (1Ch)	
8.2.16. General Purpose (20h)	
8.2.17. 3D Control (22h)	67
8.2.18. Audio Interrupt and Paging (24h)	68
8.2.19. Powerdown Ctrl/Stat (26h)	70
8.2.20. Extended Audio ID (28h)	72
8.2.21. Extended Audio Control/Status (2Ah)	74
8.3. PCM DAC Rate Registers	76
8.3.1. PCM DAC Rate (2Ch)	
8.3.2. PCM Surround DAC Rate (2Eh)	
8.3.3. PCM LFE DAC Rate (30h)	
8.3.4. PCM LR ADC Rate (32h)	
8.3.5. Center/LFE Volume (36h)	
8.3.6. Surround Volume (38h)	
8.3.7. SPDIF Control (3Ah)	
8.4. General Purpose Input & Outputs	
8.4.1. EAPD	
8.4.2. GPIO Pin Definitions	
8.4.3. GPIO Pin Implementation	81

HIGH-PERFORMANCE 6-CHANNEL AC'97 2.3 CODEC WITH UNIVERSAL JACKS™

		~
	8.4.4. Extended Modem Status and Control Register (3Eh)	
	8.4.5. GPIO Pin Configuration Register (4Ch)	
	8.4.6. GPIO Pin Polarity/Type Register (4Eh)	
	8.4.7. GPIO Pin Sticky Register (50h)	
	8.4.8. GPIO Pin Mask Register (52h)	
	8.4.9. GPIO Pin Status Register (54h)	
	8.5. Extended CODEC Registers Page Structure Definition	
	8.5.1. Extended Registers Page 00	
	8.5.2. Extended Registers Page 01	
	8.5.3. Extended Registers Page 02, 03	
	8.6. STAC9758/9759 Paging Registers	
	8.6.1. SPDIF_In Status 1 Register (60h, Page 00h)	
	8.6.2. CODEC Class/Rev (60h Page 01h)	
	8.6.3. SPDIF_In Status 2 Register (62h, Page 00h)	
	8.6.4. PCI SVID (62h Page 01h)	88
	8.6.5. Universal Jack <sup>™</sup> Output Select (64h, <i>Page 00h</i> )	88
	8.6.6. PCI SSID (64h Page 01h)	89
	8.6.7. Universal Jack <sup>™</sup> Input Select (66h, <i>Page 00h</i> )	
	8.6.8. Function Select (66h Page 01h)	
	8.6.9. I/O Misc. (68h, <i>Page 00h</i> )	
	8.6.10. Function Information (68h Page 01h)	
	8.6.11. Digital Audio Control (6Ah, Page 00h)	
	8.6.12. Sense Details (6Ah Page 01h)	
	8.6.13. Revision Code (6Ch, Page 00h)	
	8.6.14. DAC Slot Mapping (6Ch, Page 01h)	
	8.6.15. Analog Special (6Eh, <i>Page 00h</i> )	
	8.6.16. ADC Slot Mapping (6Eh, Page 01h)	
	8.6.17. IDT Reserved (70h)	
	8.6.18. Various Functions (72h)	
	8.6.19. EAPD Access Register (74h)	
	8.6.20. Analog Misc. (76h)	
	8.6.21. ADAT Control and HPF Bypass (78h)	
	8.6.22. IDT Reserved Register (7Ah)	
	8.7. Vendor ID1 and ID2 (7Ch and 7Eh)	
	8.7.1. Vendor ID1 (7Ch)	
	8.7.2. Vendor ID2 (7Eh)	
	OW POWER MODES	
10.	MULTIPLE CODEC SUPPORT	
	10.1. Primary/Secondary CODEC Selection	
	10.1.1. Primary CODEC Operation	
	10.1.2. Secondary CODEC Operation	
	10.2. Secondary CODEC Register Access Definitions	
11.	TESTABILITY	
	11.1. ATE Test Mode	
12.	PIN DESCRIPTION	
	12.1. Digital I/O	. 110
	12.2. Analog I/O	
	12.3. Filter/References	
	12.4. Power and Ground Signals	
13.	ORDERING INFORMATION	.113
14.	PACKAGE DRAWING	113
15.	48-PIN LQFP SOLDER REFLOW PROFILE	114
	15.1. Standard Reflow Profile Data	. 114
	15.2. Pb Free Process - Package Classification Reflow Temperatures	
	- ·	

4

HIGH-PERFORMANCE 6-CHANNEL AC'97 2.3 CODEC WITH UNIVERSAL JACKS™

# LIST OF FIGURES

Figure 1. Cold Reset Timing	17
Figure 2. Warm Reset Timing	17
Figure 3. Clocks Timing	
Figure 4. Data Setup and Hold Timing	20
Figure 5. Signal Rise and Fall Times Timing	20
Figure 6. AC-Link Low Power Mode Timing	21
Figure 7. ATE Test Mode Timing	21
Figure 8. Typical Connection Diagram	
Figure 9. Split Independent Power Supply Operation	24
Figure 10. AC-Link to its Companion Controller	25
Figure 11. CODEC Clock Source Detection	
Figure 12. STAC9758/9759 Powerdown Timing	29
Figure 13. Bi-directional AC-Link Frame with Slot assignments	31
Figure 14. AC-Link Audio Output Frame	
Figure 15. Start of an Audio Output Frame	
Figure 16. STAC9758/9759 Audio Input Frame	
Figure 17. Start of an Audio Input Frame	
Figure 18. Bi-directional AC-Link Frame with Slot Assignments	43
Figure 19. STAC9758/9759 Mixer Diagram	
Figure 20. Example of STAC9758/9759 Powerdown/Powerup Flow	105
Figure 21. Powerdown/Powerup Flow With Analog Still Active	
Figure 22. Pin Description Drawing	110
Figure 23. Solder Reflow Profile	

5

PC AUDIO

# LIST OF TABLES

Table 1. Clock Mode Configuration	
Table 2. Common Clocks and Sources	
Table 3. Recommended CODEC ID strapping	
Table 4. AC-Link Output Slots (Transmitted from the Controller)	
Table 5. The AC-Link Input Slots (Transmitted from the CODEC)	
Table 6. VRA Behavior	
Table 7. Output Slot 0 Bit Definitions	
Table 8. Command Address Port Bit Assignments	
Table 9. Input Slot 1 Bit Definitions	
Table 10. Status Address Port Bit Assignments	
Table 11. Status Data Port Bit Assignments	
Table 12. Primary CODEC Addressing: Slot 0 Tag Bits	
Table 13. Secondary CODEC Addressing: Slot 0 Tag Bits	
Table 14. AC-Link Slot Definitions	
Table 15. AC-Link Input Slots Dedicated To Audio	
Table 16. Audio Interrupt Slot Definitions	
Table 17. Programming Registers	
Table 18. Digital PC Beep Examples	
Table 19. AMAP Compliant	
Table 20. Hardware Supported Sample Rates	
Table 21. Gain or Attenuation Examples	
Table 22. Sensed Bits	
Table 23. Low Power Modes	105
Table 24. CODEC ID Selection	
Table 25. Secondary CODEC Register Access Slot 0 Bit Definitions	
Table 26. Test Mode Activation	
Table 27. ATE Test Mode Operation	
Table 28. Digital Connection Signals	110
Table 29. Analog Connection Signals	111
Table 30. Filtering and Voltage References	112
Table 31. Power and Ground Signals	112

6

PC AUDIO

# 1. DESCRIPTION

IDT's STAC9758/9759 are general purpose 20-bit, full duplex, 6-Channel audio CODECs conforming to the analog component specification of AC '97 (Audio Codec 97 Component Specification Rev. 2.3). The STAC9758/9759 incorporates IDT's proprietary ∑∆ technology to achieve a DAC SNR in excess of 90dB. With IDT's headphone drive capability, headphones can be driven without an external amplifier. The STAC9758/9759 communicates via the five AC-Link to any digital component of AC '97, providing flexibility in the audio system design. Packaged in an AC '97 compliant 48-pin TQFP, the STAC9758/9759 can be placed on the motherboard, daughter boards, PCI, AMR, CNR, MDC or ACR cards.

Supported ADC and DAC audio sample rates include 96kHz, 48kHz, 44.1kHz, 32kHz, 22.05kHz, 16kHz, 11.025kHz, and 8kHz; additional rates are supported in the STAC9758/9759 soft audio drivers. All ADCs and DACs operate at 20-bit resolution. SPDIF\_OUT supported sample rates include 96kHz, 48kHz, 44.1kHz and 32kHz. SPDIF\_IN supports 48 kHz and 44.1kHz.

The STAC9758/9759 includes *internal* jack sensing using proprietary IDT current and impedance-sensing techniques. The impedance load on any of the inputs or outputs can be detected. The STAC9758/9759 also supports *Universal Jacks*<sup>™</sup> functionality for jack interchangeability.

The GPIOs on the STAC9758/9759 remain available for advanced configurations. The STAC9758/ 9759 can support up to 5 GPIOs.

The STAC9758/9759 implementation of *internal* jack sense uses the Extended Paging Registers defined by the AC '97 2.3 Specification. This allows for additional registry space to hold the identification information about the CODEC, the jack sensing details and results, and the external surroundings of the CODEC. The information within the Extended Paging Registers will allow for the automatic configuration of the audio subsystem without end-user intervention. For example, the BIOS can populate the Extended Paging Registers with valuable information for both the audio driver and the operating system such as gain and attenuation stages, input population and input phase and jack location. With this input information, the IDT driver will automatically provide to the Volume Control Panel only the volume sliders that are implemented in the system, thus improving the end-user's experience with the PC.

The information in the Extended Paging Registers will also allow for automatic configuration of microphone inputs, the ability to switch between SPDIF and analog outputs, the routing of the master volume slider to the proper physical output, and SoftEQ configurations. The fully parametric IDT SoftEQ can be initiated upon jack insertion and removal.

The STAC9758/9759 is designed primarily to support 6-channel audio. Additionally, the STAC9758/ 9759 provides for a stereo enhancement feature, IDT Surround 3D (SS3D).

The STAC9758/9759 also supports the ADAT<sup>®</sup> Optical "Litepipe" Interface, which provides an 8 channel output for professional and consumer audio applications.



The STAC9758/9759 can be SoundBlaster<sup>®</sup> and Windows Sound System<sup>®</sup> compatible when used with IDT's WDM driver for Windows 98/2K/ME/XP or with Intel/Microsoft driver included with Windows 2K/ME/XP.

SoundBlaster is a registered trademark of Creative Labs. Windows is a registered trademark of Microsoft Corporation. ADAT Optical is a registered trademark of Alesis Corporation.


# 1.1. Features

- Six Channel, AC'97 Revision 2.3 Compliant
- 20-bit ADCs
- 20-bit DACs
- 96KHz Sample Rate support
- SPDIF OUTPUT at 32 KHz, 44.1KHz, and 48KHz
- Double Rate SPDIF Output at 96 KHz
- ADAT Optical Lightpipe Output
  8 channel, 20 bit output at 48KHz and 44.1KHz
- SPDIF INPUT at 48KHz and 44.1KHz with Internal Jack Sensing
- HEADPHONE AMPLIFIER with 50mW per channel
- Programmable +3dB voltage gain
- Universal Jacks<sup>TM</sup> and 3-jack/6-channel jack-sharing
  - The STAC9758/9759 supports 5 stereo analog I/O ports.
  - These ports correspond to the following AC'97 referenced pins: Mic1/2 (21/22), Line\_In (23/24), Line\_Out (35/36), Surround (39/41), Center/LFE (43/44).
  - These 5 ports may be used in the common "jack sharing" implementation or in a completely reconfigurable (Universal Jacks<sup>TM</sup>) configuration.
  - Pins 35 and 36 = Headphone (default)
  - Pins 23 and 24 = Line\_In (default) or Surround out.
  - Pin 21 and 22 = Microphone (default, mono) or CTR/LFE out.
  - Rear jacks are dynamically reconfigurable to input or output.
  - Internal jack sense is used to detect attached devices and inform the driver to reconfigure the jack as appropriate.
  - All "Universal Jacks<sup>TM</sup>" pins (as well as pins 16/17) may also be inputs.
- Mixer Inputs
  - Analog PC Beep, Digital PC Beep, Phone, Aux In, Line In (has pre-select mux for jack sharing/ Universal Jacks<sup>TM</sup>), Mic In (mono and stereo modes - includes pre-select mux), DAC-A, DAC-B
  - Split-mute option on all stereo inputs allows left and right inputs to be muted independently.
- Analog Output Sources
  - DAC-A, DAC-B, DAC-C, Stereo Mix, Mono
- Analog I/O
  - Pins 21/22, 23/24, 35/36, 39/41, 43/44
  - All Analog I/O pins have analog jack sense
  - Pins 35/36 and 39/41 are capable of driving headphones
  - All outputs are high impedance when powered down
- Split-mute (bit D7) option on all outputs allows left and right outputs to be muted independently
- Internal Microphone Sensing
- Mono and Dual Stereo Microphone Support
- Adjustable VRefOut Control
- Extended AC'97 2.3 Paging Registers

PC AUDIO

- Up to 5 GPIO depending upon configuration
- Power Management
- IDT SS3D
- Primary and Secondary Mode Operation
- High performance Sigma-Delta technology
- Digital and Analog PC Beep Option
- Digital-ready status
- Crystal Elimination Circuit
- 0, 10db, 20db, and 30 dB microphone boost capability
- +3.3 V (STAC9759) and +5 V (STAC9758) analog power supply options

# 1.2. Block Diagram



# 2. CHARACTERISTICS/SPECIFICATIONS

# 2.1. Electrical Specifications

# 2.1.1. Absolute Maximum Ratings

Stresses above the ratings listed below can cause permanent damage to the STAC9758/9759. These ratings, which are standard values for IDT commercially rated parts, are stress ratings only. Functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods can affect product reliability. Electrical parameters are guaranteed only over the recommended operating temperature range.

Item	Pin	Maximum Rating
Analog maximum supply voltage	AVdd	6 Volts
Digital maximum supply voltage	DVdd	5.5 Volts
VREFOUT output current		5 mA
Voltage on any pin relative to ground		Vss - 0.3 V to Vdd + 0.3 V
Operating temperature		0°C to +70°C
Storage temperature		-55 °C to +125 °C
Soldering temperature		260 <sup>o</sup> C for 10 seconds * Soldering temperature information for all available packages begins on page 114.

#### 2.1.2. Recommended Operation Conditions

Parameter		Min.	Typ.	Max.	Units
Power Supply Voltage	Digital - 3.3 V	3.135	3.3	3.465	V
	Analog - 5 V	4.75	5	5.25	V
	Analog - 3.3 V	3.135	3.3	3.465	V
Ambient Operating Temperature		0		+70	°C
Case Temperature	T <sub>case</sub> (48-LQFP)			+90	°C

**ESD:** The **STAC9758/9759** is an ESD (electrostatic discharge) sensitive device. The human body and test equipment can accumulate and discharge electrostatic charges up to 4000 Volts without detection. Even though the **STAC9758/9759** implements internal ESD protection circuitry, proper ESD precautions should be followed to avoid damaging the functionality or performance.

# 2.1.3. Power Consumption

Paran	eter	Min	Тур	Max	Unit
Digital Supply Current					
+ 3.3 V Digital		-	44	-	mA
Analog Supply Current (at Rese	t state)				
+ 5 V Analog		-	58	-	mA
+ 3.3 V Analog		-	52	-	mA
Power Down Status (individually	asserted) (All PR measu	rements tak	en while unm	uted.)	
All paths unmuted	+5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current	-	96 88 49	-	mA
PR0	+5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current	-	90 82 39	-	mA
PR1	+5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current	-	71 66 34	-	mA
PR2	+5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current	-	51 45 22	-	mA
PR3	+5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current	-	28 26 22	-	mA
PR4	+5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current	-	104 89 1.3	-	mA
PR5	+5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current	-	89 83 22	-	mA
PR6	+5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current	-	84 79 49	-	mA
PR0 & PR1	+5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current	-	65 61 22	-	mA
PR0, PR1, PR2, PR6	+5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current	-	12 11 22	-	mA
PR0, PR1, PR2, PR3, PR6	+5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current	-	0.8 0.6 22	-	mA
PR0, PR1, PR2, PR3, PR4, PR6	+5V Analog Supply Current +3.3V Analog Supply Current +3.3V Digital Supply Current	-	0.8 0.6 1.3	-	mA

# 2.1.4. AC-Link Static Digital Specifications

 $(T_{ambient} = 25 \text{ }^{\circ}\text{C}, \text{ DVdd} = 3.3\text{V} \pm 5\%, \text{ AVss}=\text{DVss} = 0\text{V})$ 

Parameter	Symbol	Min	Тур	Max	Unit
Input Voltage Range	Vin	-0.30	-	DVdd + 0.30	V
Low level input range	Vil	-	-	0.35 x DVdd	V
High level input voltage	Vih	0.65 x DVdd	-	-	V
High level output voltage	Voh	0.90 x DVdd	-	-	V
Low level output voltage	Vol	-	-	0.1 x DVdd	V
Input Leakage Current (AC-Link inputs)	-	-10	-	10	μΑ
Output Leakage Current (High-impedance AC-Link outputs)	-	-10	-	10	μΑ
BIT_CLK (primary mode) Output Leakage Current	-	-10	-	100*	μΑ
BIT_CLK (secondary mode) Output Leakage Current	-	-10	-	10	μΑ
Output buffer drive current	-	-	8		mA
BIT_CLK/SPDIF Output Drive Current	-	-	24		mA

Note: \* Due to an internal pull-down resistor, the BIT\_CLK pin will exhibit less than 100 mA of leakage current when the CODEC is configured as primary. This pin meets the +/- 10 mA leakage specification when configured as secondary.

# 2.1.5. STAC9758 5V Analog Performance Characteristics

 $(T_{ambient} = 25 \text{ °C}, \text{AVdd} = 5.0\text{V} \pm 5\%, \text{DVdd} = 3.3\text{V} \pm 5\%, \text{AVss} = \text{DVss} = 0\text{V}; 1 \text{ KHz}$  input sine wave; Sample Frequency = 48 KHz; 0dB = 1 Vrms, 10K $\Omega$ /50pF load, Testbench Characterization BW: 20Hz - 20KHz, 0dB settings on all gain stages)

Parameter	Min	Тур	Мах	Unit
Full Scale Input Voltage:				
All Analog Inputs except Mic	-	1.00	-	Vrms
Microphone Inputs (Note 1)	-	0.03	-	Vrms
Full Scale Output:		-		
Line Output	-	1.00	-	Vrms
PCM (DAC) to LINE_OUT	-	1.00	-	Vrms
MONO_OUT	-	1.00	-	Vrms
HEADPHONE_OUT (32 $\Omega$ load) per channel (peak)	-	50	-	mW
Dynamic Range: -60dB signal level (Note 2)				
CD to LINE_OUT	-	98	-	dB
LINE / AUX / VIDEO to LINE_OUT	-	100	-	dB
PCM (DAC) to LINE_OUT	-	85	-	dB
PCM (DAC) in BYPASS Mode to LINE_OUT	-	88	-	dB
LINE_IN to A/D (1 VRMS input referenced)	-	90	-	dB
LINE_IN to HEADPHONE_OUT	-	94	-	dB

# STAC9758/9759 HIGH-PERFORMANCE 6-CHANNEL AC'97 2.3 CODEC WITH UNIVERSAL JACKS™

PC AUDIO

Parameter	Min	Тур	Max	Unit
Analog Frequency Response (Note 3)	10	-	30,000	Hz
Total Harmonic Distortion + Noise (-3dB): (Note 4)				
CD to LINE_OUT	-	-90	-	dB
LINE / AUX / VIDEO to LINE_OUT	-	-90	-	dB
PCM (DAC) to LINE_OUT (full scale)	-	-86	-	dB
PCM (DAC) in BYPASS Mode to LINE_OUT	-	-89	-	dB
LINE_IN to A/D (-3dBV input Level)	-	-81	-	dB
HEADPHONE_OUT (32 $\Omega$ load)	-	-80	-	dB
HEADPHONE_OUT (10 K $\Omega$ load)	-	-85	-	dB
SNR (idle channel) (Note 5)				
DAC to LINE_OUT	-	85	-	dB
DAC in BYPASS Mode	-	87	-	dB
LINE / AUX / VIDEO to LINE_OUT	-	100	-	dB
LINE_IN to A/D with High Pass Filter enabled	-	92	-	dB
A/D & D/A Digital Filter Pass Band (Note 6)	20	-	19,200	Hz
A/D & D/A Digital Filter Transition Band	19,200	-	28,800	Hz
A/D & D/A Digital Filter Stop Band	28,800	-	-	Hz
A/D & D/A Digital Filter Stop Band Rejection (Note 7)	-100	-	-	dB
DAC Out-of-Band Rejection (Note 8)	-55	-	-	dB
Group Delay (48 KHz sample rate)	-	-	1	ms
Power Supply Rejection Ratio (1 KHz)	-	-70	-	dB
Power Supply Rejection Ratio (20 KHz)	-	-40	-	dB
Any Analog Input to LINE_OUT Crosstalk (10 KHz Signal Frequency)	-	-70	-	dB
Any Analog Input to LINE_OUT Crosstalk (1 KHz Signal Frequency)	-	-90	-	dB
Spurious Tone Rejection	-	-100	-	dB
Attenuation, Gain Step Size	-	1.5	-	dB
Input Impedance	-	50	-	KΩ
Input Capacitance	-	15	-	pF
VREFout	-	0.5 X AVdd	-	V
VREF	-	0.45X AVdd	-	V
Interchannel Gain Mismatch ADC	-	-	0.5	dB
Interchannel Gain Mismatch DAC	-	-	0.5	dB
Gain Drift	-	100	-	ppm/⁰C
DAC Offset Voltage	-	10	20	mV
Deviation from Linear Phase	-	-	1	degrees

Parameter	Min	Тур	Max	Unit
LINE_OUT/MONO_OUT Load Resistance	10	-	-	KΩ
LINE_OUT/MONO_OUT Load Capacitance	-	-	50	pF
HEADPHONE_OUT Load Resistance	-	32	-	Ω
HEADPHONE_OUT Load Capacitance	-	-	100	pF
Mute Attenuation	-	96	-	dB
PLL lock time	-	100	200	μsec
PLL 24.576MHz clock jitter	-	-	750	psec
PLL frequency multiplication tolerance	-	-	12.5	ppm
PLL bit clock jitter	-	-	750	psec

- Note: 1. With +30 dB Boost on, 1.00 Vrms with Boost off.
  - 2. Ratio of Full Scale signal to noise output with -60dB signal, measured "A weighted" over a 20 Hz to a 20 KHz bandwidth.
  - 3. ± 1dB limits for Line Output & 0 dB gain, at -20dBV
  - 4. Ratio of Full Scale signal to THD+N output with -3dB signal, measured "A weighted" over a 20 Hz to a 20 KHz bandwidth. 48 KHz Sample Frequency
  - 5. Ratio of Full Scale signal to idle channel noise output is measured "A weighted" over a 20 Hz to a 20 KHz bandwidth. (AES17-1991 Idle Channel Noise or EIAJ CP-307 Signal-to-noise Ratio).
  - 6. Peak-to-Peak Ripple over Passband meets ± 0.25dB limits, 48 KHz Sample Frequency.
  - 7. Stop Band rejection determines filter requirements. Out-of-Band rejection determines audible noise.
  - 8. The integrated Out-of-Band noise generated by the DAC process, during normal PCM audio playback, over a bandwidth 28.8 to 100 KHz, with respect to a 1 Vrms DAC output.

#### 2.1.6. STAC9759 3.3V Analog Performance Characteristics

 $(T_{ambient} = 25 \text{ °C}, \text{AVdd} = \text{DVdd} = 3.3\text{V} \pm 5\%, \text{AVss}=\text{DVss}=0\text{V}; 1 \text{ KHz}$  input sine wave; Sample Frequency = 48 KHz; 0dB = 1 Vrms, 10K $\Omega$ /50pF load, Testbench Characterization BW: 20Hz - 20KHz, 0dB settings on all gain stages)

Parameter	Min	Тур	Max	Unit
Full Scale Input Voltage:				
All Analog Inputs except Mic	-	1.00	-	Vrms
Microphone Inputs (Note 1)	-	0.03	-	Vrms
Full Scale Output:				
Line Output	-	0.5	-	Vrms
PCM (DAC) to LINE_OUT	-	0.5	-	Vrms
MONO_OUT	-	0.5	-	Vrms
HEADPHONE_OUT (32 $\Omega$ load) per channel (peak)	-	12.5	-	mW
Dynamic Range: -60dB signal level (Note 2)			•	
CD to LINE_OUT	-	85	-	dB
LINE / AUX / VIDEO to LINE_OUT	-	85	-	dB
PCM (DAC) to LINE_OUT	-	82	-	dB
PCM (DAC) in BYPASS Mode to LINE_OUT	-	83	-	dB
LINE_IN to A/D	-	85	-	dB

# STAC9758/9759 HIGH-PERFORMANCE 6-CHANNEL AC'97 2.3 CODEC WITH UNIVERSAL JACKS™

PC AUDIO

Parameter	Min	Тур	Max	Unit
LINE_IN to HEADPHONE_OUT	-	85	-	dB
Analog Frequency Response (Note 3)	10	-	30,000	Hz
Total Harmonic Distortion + Noise (-3dB): (Note 4)				
CD to LINE_OUT	-	-90	-	dB
LINE / AUX / VIDEO to LINE_OUT	-	-92	-	dB
PCM (DAC) to LINE_OUT (full scale)	-	-81	-	dB
PCM (DAC) in BYPASS Mode to LINE_OUT	-	-84	-	dB
LINE_IN to A/D(-3dBV input Level)	-	-81	-	dB
HEADPHONE_OUT (32 $\Omega$ load)	-	-80	-	dB
HEADPHONE_OUT (10 K $\Omega$ load)	-	-90	-	dB
SNR (idle channel) (Note 5)	•		•	
DAC to LINE_OUT	-	83	-	dB
DAC in BYPASS Mode	-	86	-	dB
LINE / AUX / VIDEO to LINE_OUT	-	100	-	dB
LINE_IN to A/D with High Pass Filter enabled	-	88	-	dB
A/D & D/A Digital Filter Pass Band (Note 6)	20	-	19,200	Hz
A/D & D/A Digital Filter Transition Band	19,200	-	28,800	Hz
A/D & D/A Digital Filter Stop Band	28,800	-	-	Hz
A/D & D/A Digital Filter Stop Band Rejection (Note 7)	-100	-	-	dB
DAC Out-of-Band Rejection (Note 8)	-55	-	-	dB
Group Delay (48 KHz sample rate)	-	-	1	ms
Power Supply Rejection Ratio (1 KHz)	-	-70	-	dB
Power Supply Rejection Ratio (20 KHz)	-	-40	-	dB
Any Analog Input to LINE_OUT Crosstalk (10 KHz Signal Frequency)	-	-70	-	dB
Any Analog Input to LINE_OUT Crosstalk (1 KHz Signal Frequency)	-	-90	-	dB
Spurious Tone Rejection	-	-100	-	dB
Attenuation, Gain Step Size	-	1.5	-	dB
Input Impedance	-	50	-	KΩ
Input Capacitance	-	15	-	pF
VREFout	-	0.5 X AVdd	-	V
VREF	-	0.41X AVdd	-	V
Interchannel Gain Mismatch ADC	-	-	0.5	dB
Interchannel Gain Mismatch DAC	-	-	0.5	dB
Gain Drift	-	100	-	ppm/⁰C
DAC Offset Voltage	-	10	20	mV

Parameter	Min	Тур	Max	Unit
Deviation from Linear Phase	-	-	1	deg.
LINE_OUT/MONO_OUT Load Resistance	10	-	-	KΩ
LINE_OUT/MONO_OUT Load Capacitance	-	-	50	pF
HEADPHONE_OUT Load Resistance	-	32	-	Ω
HEADPHONE_OUT Load Capacitance	-	-	100	pF
Mute Attenuation	-	96	-	dB
PLL lock time	-	100	200	μsec
PLL 24.576MHz clock jitter	-	-	750	psec
PLL frequency multiplication tolerance	-	-	12.5	ppm


Note: 1. With +30 dB Boost on, 1.00 Vrms with Boost off.

- 2. Ratio of Full Scale signal to noise output with -60dB signal, measured "A weighted" over a 20 Hz to a 20 KHz bandwidth.
- 3. ± 1dB limits for Line Output & 0 dB gain, at -20dBV
- 4. Ratio of Full Scale signal to THD+N output with -3dB signal, measured "A weighted" over a 20 Hz to a 20 KHz bandwidth. 48 KHz Sample Frequency
- 5. Ratio of Full Scale signal to idle channel noise output is measured "A weighted" over a 20 Hz to a 20 KHz bandwidth. (AES17-1991 Idle Channel Noise or EIAJ CP-307 Signal-to-noise Ratio).
- 6. Peak-to-Peak Ripple over Passband meets ± 0.25dB limits, 48 KHz Sample Frequency.
- 7. Stop Band rejection determines filter requirements. Out-of-Band rejection determines audible noise.
- 8. The integrated Out-of-Band noise generated by the DAC process, during normal PCM audio playback, over a bandwidth 28.8 to 100 KHz, with respect to a 1 Vrms DAC output.

# 2.2. AC Timing Characteristics

 $(T_{ambient} = 25 \text{ °C}, \text{AVdd} = 3.3 \text{V or } 5\text{V} \pm 5\%, \text{DVdd} = 3.3 \text{V} \pm 5\%, \text{AVss} = \text{DVss} = 0\text{V}; 50\text{pF} \text{ external load})$ 

# 2.2.1. Cold Reset




#### Figure 1. Cold Reset Timing

Parameter	Symbol	Min	Тур	Max	Units
RESET# active low pulse width	Tres_low	1.0	-	-	μs
RESET# inactive to SDATA_IN or BIT_CLK active delay	Tri2actv	-	-	25	ns
RESET# inactive to BIT_CLK startup delay	Trst2clk	0.1628	-	400	μs
BIT_CLK active to RESET# asserted	Tclk2rst	0.416	-	-	μs

Note: BIT\_CLK and SDATA\_IN are in a high impedance state during reset.

#### 2.2.2. Warm Reset





Parameter	Symbol	Min	Тур	Max	Units
SYNC active high pulse width	Tsync_high	1.0	1.3	-	μs
SYNC inactive to BIT_CLK startup delay	Tsync2clk	162.8	-	-	ns

#### 2.2.3. Clocks




Figure 3. Clocks Timing

Parameter	Symbol	Min	Тур	Max	Units
BIT_CLK frequency		-	12.288	-	MHz
BIT_CLK period	Tclk_period	-	81.4	-	ns
BIT_CLK output jitter		-	750	-	ps
BLT_CLK high pulse width (Note Note:)	Tclk_high	36	40.7	45	ns
BIT_CLK low pulse width (Note Note:)	Tclk_low	36	40.7	45	ns
SYNC frequency		-	48.0	-	KHz
SYNC period	Tsync_period	-	20.8	-	μs
SYNC high pulse width	Tsync_high	-	1.3	-	μs
SYNC low_pulse width	Tsync_low	-	19.5	-	μs

Note: 1) Worst case duty cycle restricted to 45/55.

PC AUDIO

# 2.2.4. STAC9758/9759 Crystal Elimination Circuit and Clock Frequencies

The STAC9758/9759 supports several clock frequency inputs as described in the following table. In general, when a 24.576MHz crystal is not used, the XTL\_OUT pin should be tied to ground. This short to ground configures the part into an alternate clock mode and enables an on board PLL. CODEC Modes:

P = The STAC9758/9759 as a Primary CODEC

S = The STAC9758/9759 as a Secondary CODEC

XTL_OUT pin config	CID1 pin config	clock source input	CODEC mode	CODEC ID
XTAL	float	24.576 MHz crystal	Р	0
short to ground	float	14.31818 MHz source	Р	0
short to ground	pulldown	48 MHz source	Р	0
XTAL or open	pulldown	12.288 MHz BIT_CLK	S	2

#### Table 1. Clock Mode Configuration

Whenever pin 3 is pulled down, the CODEC will be in primary mode with the CODEC ID 00 regardless of the state of CID1 pin. The only secondary mode operation available is with external device sourcing  $BIT_CLK$  and CODEC ID = 2.

Table 2. Common Clocks and Source
-----------------------------------

Clock Source	Clock Frequency
XTAL	24.576 MHz
BIT_CLK	12.288 MHz
VGA	14.31818 MHz
USB	48 MHz

Note: 1) Pin #2 (XTL\_IN) may be left unconnected if CODEC is in secondary mode.

IDT™

PC AUDIO

# 2.2.5. Data Setup and Hold

(50 pF external load)




Figure 4. Data Setup and Hold Timing

Parameter	Symbol	Min	Тур	Max	Units
Setup to falling edge of BIT_CLK	Tsetup	10	-	-	ns
Hold from falling edge of BIT_CLK	Thold	10	-	-	ns

Note: Setup and hold time parameters for SDATA\_IN are with respect to the AC'97 controller.

# 2.2.6. Signal Rise and Fall Times

(BIT\_CLK: 75 pF external load; from 10% to 90% of Vdd) (SDATA\_IN: 60 pF external load; from 10% to 90% of Vdd))





Figure 5. Signal Rise and Fall Times Timing

Parameter	Symbol	Min	Тур	Max	Units
BIT_CLK rise time	Triseclk	-	-	6	ns
BIT_CLK fall time	Tfallclk	-	-	6	ns
SDATA_IN rise time	Trisedin	-	-	6	ns
SDATA_IN fall time	Tfalldin	-	-	6	ns


# 2.2.7. AC-Link Low Power Mode Timing



#### Figure 6. AC-Link Low Power Mode Timing

Parameter	Symbol	Min	Тур	Max	Units
End of Slot 2 to BIT_CLK, SDATA_IN low	Ts2_pdown	-	-	1.0	μs

#### 2.2.8. ATE Test Mode



#### Figure 7. ATE Test Mode Timing

Parameter	Symbol	Min	Тур	Max	Units
Setup to trailing edge of RESET# (also applies to SYNC)	Tsetup2rst	15.0	-	-	ns
Rising edge of RESET# to Hi-Z delay	Toff	-	-	25.0	ns


Note: All AC-Link signals are normally low through the trailing edge of RESET#. Bringing SDATA\_OUT high for the trailing edge of RESET# causes the STAC9758/9759 AC-Link outputs to go high impedance, which is suitable for ATE in-circuit testing.

Once the test mode has been entered, the STAC9758/9759 must be issued another RESET# with all AC-Link signals low to return to the normal operating mode.

Note: # denotes an active low signal.

PC AUDIO

# 3. TYPICAL CONNECTION DIAGRAM





See the Reference Design for additional connection information. NOTE: If pin 48 is held high at powerup, register 28h (Extended Audio ID), bit [2] will be held to zero, to indicate the SPDIF is not available. Tie pin 48 to ground with a 10 K $\Omega$  resistor to ensure SPDIF is enabled.

#### 3.1. Split Independent Power Supply Operation

In PC applications, one power supply input to the STAC9758/9759 may be derived from a supply regulator and the other directly from the PCI power supply bus. When power is applied to the PC, the regulated supply input to the IC will be applied some time delay after the PCI power supply. Without proper on-chip partitioning of the analog and digital circuitry, some manufacturer's CODECs would be subject to on-chip SCR type latch-up.

IDT's STAC9758/9759 specifically allows power-up sequencing delays between the analog (AVddx) and digital (VDddx) supply pins. These two power supplies can power-up independently and at different rates with no adverse effects to the CODEC. The IC is designed with independent analog and digital circuitry that prevents on-chip SCR type latch-up. See the Reference Design for additional connection information.

23

# STAC9758/9759 HIGH-PERFORMANCE 6-CHANNEL AC'97 2.3 CODEC WITH UNIVERSAL JACKS™

PC AUDIO




Figure 9. Split Independent Power Supply Operation

NOTE: If pin 48 is held high at powerup, register 28h (Extended Audio ID), bit [2] will be held to zero, to indicate the SPDIF is not available. Tie pin 48 to ground with a 10 K $\Omega$  resistor to ensure SPDIF is enabled.

# 4. CONTROLLER, CODEC AND AC-LINK

This section describes the physical and high-level functional aspects of the AC'97 Controller to CODEC interface, referred to as AC-Link.

# 4.1. AC-Link Physical interface

The STAC9758/9759 communicates with its companion Digital Controller via the AC-Link digital serial interface. AC-Link has been defined to support connections between a single Controller and up to four CODECs. All digital audio, modem, and handset data streams, as well as all control (command/status) information are communicated over this serial interconnect, which consists of a clock (BIT\_CLK), frame synchronization (SYNC), serial data in (SDATA\_IN), serial data out (SDATA\_OUT), and a reset (RESET#).

# 4.2. Controller to Single CODEC

The simplest and most common AC'97 system configuration is a point-to-point AC-Link connection between Controller and the STAC9758/9759, as illustrated in Figure 10.




Figure 10. AC-Link to its Companion Controller

A primary CODEC may act as either a source or a consumer of the bit clock, depending on the configuration.

While RESET# is asserted, if a clock is present at the BIT\_CLK pin for at least five cycles before RESET# is de-asserted, then the CODEC is a consumer of BIT\_CLK, and must not drive BIT\_CLK when RESET# is de-asserted. The clock is being provided by other than the primary CODEC, for instance by the controller or an independent clock chip. In this case the primary CODEC must act as a consumer of the BIT\_CLK signal as if it were a secondary CODEC.

This clock source detection must be done each time the RESET# line is asserted. In the case of a warm reset, where the clock is halted but RESET# is not asserted, the CODEC must remember the clock source, and not begin generating the clock on the assertion of SYNC if the CODEC had previously determined that it was a consumer of BIT\_CLK.

PC AUDIO




Figure 11. CODEC Clock Source Detection

The STAC9758/9759 uses the XTAL\_OUT Pin (Pin 3) and the CID0 and CID1 pins (Pins 45 & 46) to determine its alternate clock frequencies. See section 2.2.4: page19 for additional information on Crystal Elimination and for supported clock frequencies.

If, when the RESET# signal has been de-asserted, the CODEC has not detected a signal on BIT\_CLK as defined in the previous paragraph then the AC'97 CODEC derives its clock internally from an externally attached 24.576 MHz crystal or oscillator, or optionally from an external 14.318MHz oscillator, and drives a buffered 12.288MHz clock to its digital companion Controller over AC-Link under the signal name "BIT\_CLK". Clock jitter at the DACs and ADCs is a fundamental impediment to high quality output, and the internally generated clock will provide AC'97 with a clean clock that is independent of the physical proximity of AC'97's companion Digital Controller (henceforth referred to as "the Controller").

If BIT\_CLK begins toggling while the RESET# signal is still asserted, the clock is being provided by other than the primary CODEC, for instance by the controller or by a discrete clock source. In this case, the primary CODEC must act as a consumer of the BIT\_CLK signal as if it were a secondary CODEC.

The beginning of all audio sample packets, or Audio Frames, transferred over AC-Link is synchronized to the rising edge of the SYNC signal. SYNC is driven by the Controller. The Controller generates SYNC by dividing BIT\_CLK by 256 and applying some conditioning to tailor its duty cycle. This yields a 48 KHz SYNC signal whose period defines an audio frame. Data is transitioned on AC-Link on every rising edge of BIT\_CLK, and subsequently sampled by the receiving device on the receiving side of AC-Link on each immediately following falling edge of BIT\_CLK.

# 4.3. Controller to Multiple CODECs

Several vendor specific methods of supporting multiple CODEC configurations on AC-Link have been implemented or proposed, including CODECs with selective AC-Link pass-through and controllers with duplicate AC-Links.

Potential implementations include:

- 6-channel audio using 3 x 2-channel CODECs
- · Separate CODECs for independent audio and modem AFE
- Docking stations, where one CODEC is in the laptop and another is in the dock

This specification defines support for up to four CODECs on the AC-Link. By definition there can be one Primary CODEC (ID 00) and up to three Secondary CODECs (IDs 01,10, and 11). The CODEC ID functions as a chip select. Secondary devices therefore have completely orthogonal register sets; each is individually accessible and they do not share registers.

Multiple CODEC AC-Link implementations must run off a common BIT\_CLK. They can potentially save Controller pins by sharing SYNC, SDATA\_OUT, and RESET# from the AC'97 Digital Controller. Each device requires its own SDATA\_IN pin back to the Controller. This prevents contention of multiple devices on one serial input line.

Support for multiple CODEC operation necessitates a specially designed Controller. An AC'97 Digital Controller that supports multiple CODEC configurations implements multiple SDATA\_IN inputs, supporting one Primary CODEC and up to three Secondary CODECs.

#### 4.3.1. Primary CODEC Addressing

Primary AC'97 CODECs respond to register read and write commands directed to CODEC ID 00 for details of the Primary and Secondary CODEC addressing protocols. Primary devices must be configurable (by hardwiring, strap pin(s), or other methods) as CODEC ID 00, and reflect this in the two-bit CODEC ID field(s) of the Extended Audio and/or Extended Modem ID Register(s).

The Primary CODEC may either drive the BIT\_CLK signal or consume a signal provided by the digital controller or other clock generator.

#### 4.3.2. Secondary CODEC Addressing

Secondary AC'97 CODECs respond to register read and write commands directed to CODEC IDs 01, 10, or 11. Secondary devices must be configurable (via hardwiring, strap pin(s), or other methods) as CODEC IDs 01, 10, or 11 in the two-bit field(s) of the Extended Audio and/or Extended Modem ID Register(s).

CODECs configured as Secondary must power up with the BIT\_CLK pin configured as an input. Using the provided BIT\_CLK signal is necessary to ensure that everything on the AC-Link is synchronous. BIT\_CLK is the clock source (multiplied by 2 so that the internal rate is 24.576 MHz).

# 4.3.3. CODEC ID Strapping

Audio CODECs in the 48-pin package use pins 45 and 46 (defined as ID0# and ID1#) as strapping (i.e. configuration) pins to configure the CODEC ID. The ID0# and ID1# strapping bits adopt inverted polarity and default to 00 = Primary (via a weak internal pullup) when left floating. This eliminates the need for external resistors for CODECs configured as Primary, and maintains backward compatibility with existing layouts that treat pins 45 and 46 as "no connect" or cap to ground. Pulldowns are typically 0-10 k $\Omega$  and connected to Digital (not Analog) Ground.

The STAC9758 is normally operated as Primary, which ID 00. Pin 46 is used as CID1. Pin 45 is used as GPIO3.

XTAL_OUT (pin 3)	Pin 46	Pin 45	Configuration
short to gnd	NA (Freq Select)	NA (GPIO3)	Primary ID 00
XTAL	NC	NA (GPIO3)	Primary ID 00
XTAL	pulldown	NA (GPIO3)	Secondary ID 01

	Table 3.	Recommended	CODEC ID	strapping
--	----------	-------------	----------	-----------

# 4.4. Clocking for Multiple CODEC Implementations

To keep the system synchronous, all Primary and Secondary CODEC clocking must be derived from the same clock source, so they are operating on the same time base. In addition, all AC-Link protocol timing must be based on the BIT\_CLK signal, to ensure that everything on the AC-Link will be synchronous.

As a Secondary CODEC, the STAC9758 uses the Primary's BIT\_CLK output to derive 24.576 MHz. See section 2.2.4: page19 for clock frequencies supported and configurations.

# 4.5. STAC9758/9759 as a Primary CODEC

The following clocking options are supported as a primary:

- 24.576 MHz crystal attached to XTAL\_IN and XTAL\_OUT
- 24.576 MHz external oscillator provided to XTAL\_IN
- 14.318 MHz external oscillator provided to XTAL\_IN
- 48 MHz external oscillator provided to XTAL\_IN

See section 2.2.4: page19 for clock frequencies supported and configurations.

# 4.5.1. STAC9758/9759 as a Secondary CODEC

The following clocking option is supported as a secondary:


• BIT\_CLK input provided by the Primary. In this mode, a clock at XTAL\_IN (Pin 2) is ignored and may be left unconnected.

See section 2.2.4: page19 for clock frequencies supported and configurations.

# 4.6. AC-Link Power Management

#### 4.6.1. Powering down the AC-Link

The AC-Link signals can be placed in a low power mode. When AC'97's Powerdown Register (26h) is programmed to the appropriate value, both BIT\_CLK and SDATA\_IN are brought to and held at a logic low voltage level. After signaling a reset to AC'97, the AC'97 Controller should not attempt to play or capture audio data until it has sampled a CODEC Ready indication from AC'97.



Note: BIT\_CLK not to scale

#### Figure 12. STAC9758/9759 Powerdown Timing

BIT\_CLK and SDATA\_IN are transitioned low immediately following decode of the write to the Powerdown Register (26h) with PR4. When the AC'97 Controller driver is at the point where it is ready to program the AC-Link into its low power mode, slots 1 and 2 are assumed to be the only valid stream in the audio output frame.

After programming the AC'97 device to this low power, halted mode, the AC'97 Controller is required to drive and keep SYNC and SDATA\_OUT low.

Once the AC'97 CODEC has been instructed to halt BIT\_CLK, a special "wake-up" protocol must be used to bring the AC-Link to the active mode since normal audio output and input frames can not be communicated in the absence of BIT\_CLK.

#### 4.6.2. Waking up the AC-Link

There are two methods for bringing the AC-Link out of a low power, halted mode. Regardless of the method, it is the AC'97 Controller that performs the wake-up task.

#### 4.6.2.1. Controller Initiates Wake-up

AC-Link protocol provides for a "Cold AC'97 Reset", and a "Warm AC'97 Reset". The current power down state would ultimately dictate which form of AC'97 reset is appropriate. Unless a "cold" or "register" reset (a write to the Reset Register) is performed (wherein the AC'97 registers are initialized to their default values), registers are required to keep state during all power down modes.

Once powered down, re-activation of the AC-Link via re-assertion of the SYNC signal must not occur for a minimum of four audio frame times following the frame in which the power down was triggered. When AC-Link powers up, the CODEC indicates readiness via the CODEC Ready bit (input slot 0, bit 15).

# 4.6.2.2. CODEC Initiates Wake-up

The STAC9758/9759 (running off Vaux) can trigger a wake event (PME#) by transitioning SDATA\_IN from low to high and holding it high until either a warm or cold reset is observed on the AC-Link. This functionality is typically implemented in modem CODECs that detect ring, Caller ID, etc.

Note that when the AC-Link is either programmed to the low power mode or shut off completely, BIT\_CLK may stop if the primary CODEC is supplying the clock, which shuts down the AC-Link clock to the Secondary CODEC<sup>1</sup>. In order for a Secondary CODEC to react to an external event (phone ringing), it must support an independent clocking scheme for any PME# associated logic that must be kept alive when the AC-Link is down. This includes logic to asynchronously drive SDATA\_IN to a logic high-level which signals a wake request to the AC'97 Digital Controller.

# 4.6.3. CODEC Reset

There are three types of AC'97 reset:

- a cold reset where all AC'97 logic (most registers included) is initialized to its default state
- a warm reset where the contents of the AC'97 register set are left unaltered
- a register reset which only initializes the AC'97 registers to their default states

#### 4.6.3.1. Cold AC'97 Reset

A cold reset is achieved by asserting RESET# (low) for the minimum specified time, then subsequently de-asserting RESET# (high). BIT\_CLK and SDATA\_IN will be activated, or re-activated as the case may be, and all AC'97 control registers will be initialized to their default power on reset values.

RESET# is an asynchronous AC'97 input.

#### 4.6.3.2. Warm AC'97 Reset

A warm AC'97 reset will re-activate the AC-Link without altering the current AC'97 register values. A warm reset is signaled by driving SYNC high for a minimum of 1ms in the absence of BIT\_CLK.

Within normal audio frames, SYNC is a synchronous AC'97 input. However, in the absence of BIT\_CLK, SYNC is treated as an asynchronous input used in the generation of a warm reset to AC'97.

AC'97 MUST NOT respond with the activation of BIT\_CLK until SYNC has been sampled low again by AC'97. This will preclude the false detection of a new audio frame.

#### 4.6.3.3. Register AC'97 Reset

All registers in an AC device can be restored to their default values by performing a write (any value) to the Reset Register, 00h.

<sup>1.</sup> Secondary CODEC always configures its BIT\_CLK pin as an input.

PC AUDIO

# 5. AC-LINK DIGITAL INTERFACE

# 5.1. Overview

AC-Link is the 5 pin digital serial interface that links AC'97 CODEC to Controller. The AC-Link protocol is a bi-directional, fixed clock rate, serial digital stream. AC-Link handles multiple input and output PCM audio streams, as well as control register accesses employing a time division multiplexed (TDM) scheme that divides each audio frame into 12 outgoing and 12 incoming data streams, each with 20-bit sample resolution.

The STAC9758/9759 DACs, ADCs, and SPDIF can be assigned to slots 3&4, 6&9, 7&8 or 10&11.

Figure 13. Bi-directional AC-Link Frame with Slot assignments




Table 4. AC-Link Output Slots (Transmitted from the Controller)

Slot	Name	Description
0	SDATA_OUT TAG	MSBs indicate which slots contain valid data; LSBs convey CODEC ID
1	Control CMD ADDR write port	Read/write command bit plus 7-bit CODEC register address
2	Control DATA write port	16-bit command register write data
3, 4	PCM L&R DAC playback	20-bit PCM data for Left and Right channels
5	Modem Line 1 DAC	16-bit modem data for modem Line 1 output
6, 7, 8, 9	PCM Center, Surround L&R, LFE	20-bit PCM data for Center, Surround L&R, LFE channels

Slot	Name	Description
10	4 different uses	A. 20-bit PCM data for SPDIF Left Channel B. extra slots for Double Rate Audio for DAC-A C. extra slots for Double Rate SPDIF C. Modem Line2 DAC
11	4 different uses	A. 20-bit PCM data for SPDIF Right Channel B. extra slots for Double Rate Audio for DAC-A C. extra slots for Double Rate SPDIF D. Modem handset DAC
12	Modem IO control	GPIO write port for modem Control
12	CODEC IRQ	Can be used by CODEC if a modem CODEC is not present.

Tahle 4	AC-Link Output Slots	(Transmitted from the Controller)	
	AC LINK Output Diolo		

Slot	Name	Description	
0	SDATA_IN TAG	MSBs indicate which slots contain valid data	
1	STATUS ADDR read port	MSBs echo register address; LSBs indicate which slots request data	
2	STATUS DATA read port	16-bit command register read data	
3, 4	PCM L&R ADC record	20-bit PCM data from Left and Right inputs	
5	Modem Line 1 ADC	not used by STAC9758/9759	
6-11	PCM ADC Record	20-bit PCM data - Alternative Slots for Input	
12	GPIO Status	GPIO read port and interrupt status	

# 5.2. AC-Link Serial Interface Protocol

The AC'97 Controller signals synchronization of all AC-Link data transactions. The AC'97 CODEC, Controller, or external clock source drives the serial bit clock onto AC-Link, which the AC'97 Controller then qualifies with a synchronization signal to construct audio frames. SYNC, fixed at 48 KHz, is derived by dividing down the serial bit clock (BIT\_CLK). BIT\_CLK, fixed at 12.288 MHz, provides the necessary clocking granularity to support 12 20-bit outgoing and incoming time slots. AC-Link serial data is transitioned on each rising edge of BIT\_CLK. The receiver of AC-Link data (CODEC for outgoing data and Controller for incoming data) samples each serial bit on the falling edges of BIT\_CLK.

The AC-Link protocol provides for a special 16-bit time slot (Slot 0) wherein each bit conveys a valid tag for its corresponding time slot within the current audio frame. A 1 in a given bit position of slot 0 indicates that the corresponding time slot within the current audio frame has been assigned to a data stream, and contains valid data. If a slot is tagged invalid, it is the responsibility of the source of the data, (AC'97 CODEC for the input stream, AC'97 Controller for the output stream), to stuff all bit positions with 0 during that slot's active time.

SYNC remains high for a total duration of 16 BIT\_CLKs at the beginning of each audio frame. The portion of the audio frame where SYNC is high is defined as the "Tag Phase". The remainder of the audio frame where SYNC is low is defined as the "Data Phase".

Additionally, for power savings, all clock, sync, and data signals can be halted. This requires that an AC'97 CODEC be implemented as a static design to allow its register contents to remain intact when entering a power savings mode.

# 5.2.1. AC-Link Variable Sample Rate Operation

The AC-Link serial interconnect defines a digital data and control pipe between the Controller and the CODEC. The AC-Link supports 12 20-bit slots at 48 KHz on SDATA\_IN and SDATA\_OUT. The time division multiplexed (TDM) "slot-based" architecture supports a per-slot valid tag infrastructure that the source of each slot's data sets or clears to indicate the validity of the slot data within the current audio frame. This tag infrastructure can be used to support transfers between Controller and CODEC at any sample rate.

#### 5.2.2. Variable Sample Rate Signaling Protocol

AC-Link's tag infrastructure imposes FIFO requirements on both sides of the AC-Link. For example, in passing a 44.1 KHz stream across the AC-Link, for every 480 audio output frames that are sent across, 441 of them must contain valid sample data. Does the AC'97 Digital Controller pass all 441 PCM samples followed by 39 invalid slots? Or does the AC'97 Digital Controller evenly interleave valid and non-valid slots? Each possible method brings with it different FIFO requirements. To achieve interoperability between AC'97 Digital Controllers and CODECs designed by different manufacturers, it is necessary to standardize the scheme for at least one side of the AC-Link so that the FIFO requirements will be common to all designs. The CODEC side of the AC-Link is the focus of this standardization.

The new standard approach calls for the addition of "on demand" slot request flags. These flags are passed from the CODEC to the AC'97 Digital Controller during every audio input frame. Each time the AC'97 Digital Controller sees one or more of the newly-defined slot request flags set active (low) in a given audio input frame, it knows that it must pass along the next PCM sample for the corresponding slot(s) in the AC-Link output frame that immediately follows.

The VRA (Variable Rate Audio) bit in the Extended Audio Status and Control Register must be set to 1 to enable variable sample rate audio operation. Setting the VRA = 1 has two functions:

- 1. Enables PCM DAC/ADC conversions at variable sample rates by write enabling Sample Rate Registers 2C-34h.
- Enables the on demand CODEC-to-Controller signaling protocol using SLOTREQ bits that becomes necessary when a DAC's sample rate varies from the 48 KHz AC-Link serial frame rate

The table below summarizes the behavior:

AC'97 functionality	VRA = 0	VRA = 1
SLOTREQ bits	always 0 (data each frame)	0 or 1 (data on demand)
sample rate registers	forced to 48 KHz	writable

#### Table 6. VRA Behavior

Note: If more than one CODEC is being used with the SAME controller DMA engine, VRA should NOT be used.

For variable sample rate output, the CODEC examines its sample rate control registers, the state of its FIFOs, and the incoming SDATA\_OUT tag bits at the beginning of each AC-Link output frame to determine which SLOTREQ bits to set active (low). SLOTREQ bits asserted during the current AC-Link input frame signal which *active output slots* require data from the AC'97 Digital Controller in the next audio output frame. An *active output slot* is defined as any slot supported by the CODEC that is not in a power-down state. For fixed 48 KHz operation the SLOTREQ bits are always set active (low) and a sample is transferred in each frame.

For variable sample rate input, the tag bit for each input slot indicates whether valid data is present or not. Thus, even in variable sample rate mode, the CODEC is always the master: for SDATA\_IN (CODEC to Controller), the CODEC sets the TAG bit; for SDATA\_OUT (Controller to CODEC), the CODEC sets the SLOTREQ bit and then checks for the TAG bit in the next frame.

# 5.2.2.1. SLOTREQ Behavior and Power Management

SLOTREQ bits for fixed rate, powered down, and all unsupported slots should be driven with 0 for maximum compatibility with the original AC '97 Component Specification. When a DAC channel is powered down, it disappears completely from the serial frame: output tag and slot are ignored, and the SLOTREQ bit is absent (forced to zero).

When the Controller wants to power-down a channel, all it needs to do is:

- 1. Disable source of DAC samples in Controller
- 2. Set PR bit for DAC channel in Registers 26h, 2Ah, or 3Eh

When it wants to power-up the channel, all it needs to do is:

- 1. Clear PR bit for DAC channel in Registers 26h, 2Ah, or 3Eh
- 2. Enable source of DAC samples in Controller

# 5.2.3. Primary and Secondary CODEC Register Addressing

The 2-bit CODEC ID field in the LSBs of Output Slot 0 is an addition to the original AC-Link protocol that enables an AC'97 Digital Controller to independently access Primary and Secondary CODEC registers.

For Primary CODEC access, the AC'97 Digital Controller:

- 1. Sets the AC-Link Frame valid bit (Slot 0, bit 15).
- 2. Validates the tag bits for Slot 1 and 2 Command Address and Data (Slot 0, bits [14:13]).
- 3. Sets a zero value (00) into the CODEC ID field (Slot 0, bits [1:0]).
- 4. Transmits the desired Primary CODEC Command Address and Command Data in Slots 1 and2.

For Secondary CODEC access, the AC'97 Digital Controller:

- 1. Sets the AC-Link Frame valid bit (Slot 0, bit 15).
- 2. Invalidates the tag bits for Slot 1 and 2 Command Address and Data (Slot 0, bits [14:13]).
- 3. Places a non-zero value (01, 10, or 11) into the CODEC ID field (Slot 0, bits [1:0]).
- 4. Transmits the desired Secondary CODEC Command Address and Command Data in Slots 1 and 2.

Secondary CODECs disregard the Command Address and Command Data (Slot 0, bits [14:13]) tag bits unless they see a 2-bit CODEC ID value (Slot 0, bits [1:0]) that matches their configuration. In a sense the Secondary CODEC ID field functions as an alternative Valid Command Address (for Secondary reads and writes) and Command Data (for Secondary writes) tag indicator.

Secondary CODECs must monitor the Frame Valid bit, and ignore the frame (regardless of the state of the Secondary CODEC ID bits) if it is not valid. AC'97 Digital Controllers should set the frame valid bit for a frame with a Secondary register access, even if no other bits in the output tag slot except the Secondary CODEC ID bits are set.

#### STAC9758/9759 HIGH-PERFORMANCE 6-CHANNEL AC'97 2.3 CODEC WITH UNIVERSAL JACKS™


PC AUDIO

# 5.3. AC-Link Output Frame (SDATA\_OUT)

The AC-Link output frame data streams correspond to the multiplexed bundles of all digital output data targeting AC'97's DAC inputs, and control registers. As mentioned earlier, each AC-Link output frame supports up to 12 20-bit outgoing data time slots. Slot 0 is a special reserved time slot containing 16-bits which are used for AC-Link protocol infrastructure.


Figure 14 illustrates the time slot based AC-Link protocol.

Figure 14. AC-Link Audio Output Frame



A new AC-Link output frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the immediately following falling edge of BIT\_CLK, the AC'97 CODEC samples the assertion of SYNC. This falling edge marks the time when both sides of AC-Link are aware of the start of a new audio frame. On the next rising of BIT\_CLK, the AC'97 Controller transitions SDATA\_OUT into the first bit position of slot 0 (Valid Frame bit). Each new bit position is presented to AC-Link on a rising edge of BIT\_CLK, and subsequently sampled by the AC'97 CODEC on the following falling edge of BIT\_CLK. This sequence ensures that data transitions and subsequent sample points for both incoming and outgoing data streams are time aligned.

#### Figure 15. Start of an Audio Output Frame



SDATA\_OUT's composite stream is MSB justified (MSB first) with all non-valid slots' bit positions stuffed with 0 by the AC'97 Controller. If there are less than 20 valid bits within an assigned and valid time slot, the AC'97 Controller always stuffs all trailing non-valid bit positions of the 20-bit slot with 0.

As an example, consider an 8-bit sample stream that is being played out to one of the STAC9758/ 9759 DACs. The first 8-bit positions are presented to the DAC (MSB justified) followed by the next 12 bit-positions which are stuffed with 0 by the AC'97 Controller. This ensures that regardless of the resolution of the implemented DAC (16, 18 or 20-bit), no DC biasing will be introduced by the least significant bits.

When mono audio sample streams are output from the AC'97 Controller, it is necessary that BOTH left and right sample stream time slots be filled with the same data.

# 5.3.1. Slot 0: TAG / CODEC ID

Bit	Description
15	Frame Valid
14	Slot 1 Primary CODEC Valid Command Address bit (Primary CODEC only)
13	Slot 2 Primary CODEC Valid Command Data bit (Primary CODEC only)
	Slot 3-12 - Slot-Valid-Data bits
12	Slot 3: PCM Left channel
11	Slot 4: PCM Right channel
10	Slot 5: Modem Line 1 (not used on STAC9758/9759)
9	Slot 6: Alternative PCM1 Left
8	Slot 7: Alternative PCM2 Left
7	Slot 8: Alternative PCM2 Right
6	Slot 9: Alternative PCM1 Right
5	Slot 10: SPDIF Left
4	Slot 11: SPDIF Right
3	Slot 12: Audio GPIO
2	Reserved (Set to 0)
1-0	2-bit CODEC ID field (00 reserved for Primary; 01, 10, 11 indicate Secondary)

#### Table 7. Output Slot 0 Bit Definitions

Note: The DAC can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

Within slot 0, the first bit is a global bit (SDATA\_OUT slot 0, bit 15) which flags the validity for the entire audio frame. If the "Valid Frame" bit is a 1, this indicates that the current audio frame contains at least one time slot of valid data. The next 12 bit positions sampled by AC'97 indicate which of the corresponding 12 time slots contain valid data. In this way data streams of differing sample rates can be transmitted across AC-Link at its fixed 48 KHz audio frame rate.

The two LSBs of Slot 0 transmit the CODEC ID used to distinguish Primary and Secondary CODEC register access.

#### 5.3.2. Slot 1: Command Address Port

The command port is used to control features, and monitor status (see AC-Link input frame Slots 1 and 2) for AC'97 CODEC functions including, but not limited to, mixer settings, and power management (refer to the control register section of this specification).

The control interface architecture supports up to 64 16-bit read/write registers, addressable on even byte boundaries. Only the even registers (00h, 02h, etc.) are currently defined, odd register (01h, 03h, etc.) accesses are reserved for future expansion.

36

IDT™

Note that shadowing of the control register file on the AC'97 Controller is an option left open to the implementation of the AC'97 Controller. The AC'97 CODEC's control register file is nonetheless required to be readable as well as writeable to provide more robust testability.

AC-Link output frame slot 1 communicates control register address, and write/read command information to the STAC9758/9759.

Bit	Description	Comments
19	Read/Write command	1 = read, 0 = write
18:12	Control Register Index	Sixty-four 16-bit locations, addressed on even byte boundaries
11:0	Reserved	Stuffed with 0

Table 8.	Command	Address	Port Bit	Assignments
----------	---------	---------	----------	-------------

The first bit (MSB) sampled by AC'97 indicates whether the current control transaction is a read or a write operation. The following 7 bit positions communicate the targeted control register address. The trailing 12 bit positions within the slot are reserved and must be stuffed with 0 by the AC'97 Controller.

## 5.3.3. Slot 2: Command Data Port

The Command Data Port is used to deliver 16-bit control register write data in the event that the current Command Port operation is a write cycle (as indicated by Slot 1, bit 19).

- Bit(19:4) Control Register Write Data (Stuffed with 0 if current operation is a read)
- Bit(3:0) Reserved (Stuffed with 0)

If the current command port operation is a read then the entire slot time must be stuffed with 0 by the AC'97 Controller.

### 5.3.4. Slot 3: PCM Playback Left Channel

AC-Link output frame slot 3 is the composite digital audio left playback stream. In a typical "Games Compatible" PC this slot is composed of standard PCM (.wav) output samples digitally mixed (on the AC'97 Controller or host processor) with music synthesis output samples. If a sample stream of resolution less than 20-bits is transferred, the AC'97 Controller must stuff all trailing non-valid bit positions within this time slot with 0.

The DAC can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

### 5.3.5. Slot 4: PCM Playback Right Channel

AC-Link output frame slot 4 is the composite digital audio right playback stream. In a typical "Games Compatible" PC this slot is composed of standard PCM (.wav) output samples digitally mixed (on the AC'97 Controller or host processor) with music synthesis output samples. If a sample stream of resolution less than 20-bits is transferred, the AC'97 Controller must stuff all trailing non-valid bit positions within this time slot with 0.

The DAC can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

### 5.3.6. Slot 5: Modem Line 1 Output Channel

Audio output frame slot 5 is reserved for modem operation and is not used by the STAC9758/9759.

### 5.3.7. Slot 6 - 11: DAC

The DAC can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

PC AUDIO

### 5.3.8. Slot 12: Audio GPIO Control Channel

AC-Link output frame slot 12 contains the audio GPIO control outputs.

# 5.4. AC-Link Input Frame (SDATA\_IN)

The AC-Link input frame data streams correspond to the multiplexed bundles of all digital input data targeting the AC'97 Controller. As is the case for audio output frame, each AC-Link input frame consists of 12 20-bit time slots. Slot 0 is a special reserved time slot containing 16 bits which are used for AC-Link protocol infrastructure.

The following diagram illustrates the time slot-based AC-Link protocol.






Figure 16. STAC9758/9759 Audio Input Frame

A new AC-Link input frame begins with a low to high transition of SYNC. SYNC is synchronous to the rising edge of BIT\_CLK. On the immediately following falling edge of BIT\_CLK, the AC'97 CODEC samples the assertion of SYNC. This falling edge marks the time when both sides of AC-Link are aware of the start of a new audio frame. On the next rising of BIT\_CLK, the AC'97 CODEC transitions SDATA\_IN into the first bit position of slot 0 ("CODEC Ready" bit). Each new bit position is presented to AC-Link on a rising edge of BIT\_CLK, and subsequently sampled by the AC'97 Controller on the following falling edge of BIT\_CLK. This sequence ensures that data transitions and subsequent sample points for both incoming and outgoing data streams are time aligned.





SDATA\_IN's composite stream is MSB justified (MSB first) with all non-valid bit positions (for assigned and/or unassigned time slots) stuffed with 0 by the AC'97 CODEC. SDATA\_IN data is sampled on the falling edges of BIT\_CLK.

### 5.4.1. Slot 0: TAG

Within slot 0, the first bit is a global bit (SDATA\_IN slot 0, bit 15) which flags whether the AC'97 CODEC is in the "CODEC Ready" state or not. If the "CODEC Ready" bit is a 0, this indicates that the AC'97 CODEC is not ready for normal operation. This condition is normal following the deassertion of power-on-reset for example, while the AC'97 CODEC's voltage references settle. When the AC-Link "CODEC Ready" indicator bit is a 1, it indicates that the AC-Link and AC'97 CODEC control and status registers are in a fully operational state. CODEC must assert "CODEC Ready" within 400  $\mu$ s after it starts receiving valid SYNC pulses from the controller, to provide an indication of connection to the link and that Control/Status registers are available for access. The AC`97 Controller and related software **must wait** until all of the lower four bits of the Control/Status Register, 26h, are set before attempting any register writes, or attempting to enable any audio stream, to avoid undesirable audio artifacts.

Prior to any attempts at putting an AC'97 CODEC into operation the AC'97 Controller should poll the first bit in the AC-Link input frame (SDATA\_IN slot 0, bit 15) for an indication that CODEC has gone "CODEC Ready". Once an AC'97 CODEC is sampled "CODEC Ready"<sup>1</sup> then the next 12 bit positions sampled by the AC'97 Controller indicate which of the corresponding 12 time slots are assigned to input data streams, and that they contain valid data.

Bit	Description
19	RESERVED (Set to 0)
18-12	Control Register Index Echo (Set to all 0 if tagged "invalid" by AC'97 CODEC.)
	On Demand Data Request Flags for slots 11-2 (next output frame): 0 = send data 1 = do NOT send data
11	Slot 3 request: PCM Left channel
10	Slot 4 request: PCM Right channel
9	Slot 5 request: RESERVED
8	Slot 6 request: PCM Center
7	Slot 7 request: PCM Left Surround
6	Slot 8 request: PCM Right Surround
5	Slot 9 request: PCM LFE
4	Slot 10 request: SPDIF
3	Slot 11 request: SPDIF
2	Slot 12 request: Interrupt Status and GPIO
1, 0	RESERVED (Set to 0)

### 5.4.1.1. Slot 1: Status Address Port / SLOTREQ Signaling Bits

Note: The ADC can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

<sup>1.</sup> There are several subsections within an AC'97 CODEC that can independently go busy/ready. It is the responsibility of the AC'97 Controller to probe more deeply into the AC'97 CODEC's register file to determine which subsections are actually ready. (See section 8.5. for Extended CODEC Registers Page Structure Definition, on page 85 for more information.)

The status port is used to monitor status for the STAC9758/9759 functions including, but not limited to, mixer settings and power management. AC-Link input frame slot 1s stream echoes the control register index, for historical reference, for the data to be returned in slot 2. (Assuming that slots 1 and 2 had been tagged "valid" by the AC'97 CODEC during slot 0.)

Bit	Description	Comments
19	Reserved	Stuffed with 0
18:12	Control Register Index	Echo of register index for which data is being returned
11:2	SLOTREQ	See Next Section
1:0	Reserved	Stuffed with 0

Table 10. Status Address Port Bit Assignments

The first bit (MSB) generated by AC'97 is always stuffed with a 0. The following 7 bit positions communicate the associated control register address, the next 10 bits support AC'97's variable sample rate signaling protocol, and the trailing 2 bit positions are stuffed with 00 by AC'97.

#### 5.4.1.3. SLOTREQ Signaling Bits

AC-Link input frame Slot #1, the Status Address Port, now delivers CODEC control register read address and variable sample rate slot request flags for all output slots. Ten of the formerly reserved least significant bits have been defined as data request flags for output slots 3-12.

The AC-Link input frame Slot 1 tag bit is independent of the bit 11-2 slot request field, and ONLY indicates valid Status Address Port data (Control Register Index). The CODEC should only set SDATA\_IN tag bits for Slot 1 (Address) and Slot 2 (Data) to 1 when returning valid data from a previous register read. They should otherwise be set to 0. SLOTREQ bits have validity independent of the Slot 1 tag bit.

SLOTREQ bits are always 0 in the following cases

- Fixed rate mode (VRA = 0)
- Inactive (powered down) DAC channel

SLOTREQ bits are only set to 1 by the CODEC in the following case

 Variable rate audio mode (VRA = 1) AND active (power ready) DAC AND a non-48-KHz DAC sample rate and CODEC does not need a sample

#### 5.4.2. Slot 2: Status Data Port

The status data port delivers 16-bit control register read data.

#### Table 11. Status Data Port Bit Assignments

Bit	Description	Comments
19:4	Control Register Read Data	Stuffed with 0 if tagged "invalid"
3:0	Reserved	Stuffed with 0

If Slot 2 is tagged invalid by AC'97, then the entire slot will be stuffed with 0 by AC'97.

PC AUDIO

### 5.4.3. Slot 3: PCM Record Left Channel

Audio input frame slot 3 is the left channel output of STAC9758/9759 input MUX, post-ADC. STAC9758/9759 ADCs are implemented to support 20-bit resolution.

The ADC can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

SPDIF\_IN can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

### 5.4.4. Slot 4: PCM Record Right Channel

Audio input frame slot 4 is the right channel output of STAC9758/9759 input MUX, post-ADC. STAC9758/9759 ADCs are implemented to support 20-bit resolution.

The ADC can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

SPDIF\_IN can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

#### 5.4.5. Slot 5: Modem Line 1 ADC

Audio input frame slot 5 is not used by the STAC9758/9759 and are always stuffed with 0s.

### 5.4.6. Slot 6-9: ADC

The left and right ADC channels of the STAC9758/9759 may be assigned to slots 6&9 by Register 6Eh.

The ADC can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

SPDIF\_IN can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

### 5.4.7. Slots 7-8: Vendor Reserved

The left and right ADC channels of the STAC9758/9759 may be assigned to slots 7&8 by Register 6Eh.

The ADC can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

SPDIF\_IN can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

#### 5.4.8. Slot 10 & 11: ADC

The left and right ADC channels of the STAC9758/9759 may be assigned to slots 10&11 by Register 6Eh.

The ADC can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

SPDIF\_IN can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

### 5.4.9. Slot 12: Reserved

AC-Link input frame slot 12 contains the GPIO status inputs and allows for audio interrupts. Slot 12 can be used by the AC'97 CODEC if a modem CODEC is not present.

## 5.5. AC-Link Interoperability Requirements and Recommendations

### 5.5.1. "Atomic slot" Treatment of Slot 1 Address and Slot 2 Data

Command or Status Address and Data cannot be split across multiple AC-Link frames. The following transactions require that valid Slot 1 Address and valid Slot 2 Data be treated as "atomic" (inseparable) with Slot 0 Tag bits for Address and Data set accordingly (that is, both valid):

- 1. AC'97 Digital Controller write commands to Primary CODECs
- 2. AC'97 CODEC status responses

Whenever the AC'97 Digital Controller addresses a Primary CODEC, or an AC'97 CODEC responds to a read command, Slot 0 Tag bits should always be set to indicate actual Slot 1 and Slot 2 data validity.

Function	Slot 0, bit 15 (Valid Frame)	Slot 0, bit 14 (Valid Slot 1 Address)	Slot 0, bit 13 (Valid Slot 2 Data)	Slot 0, Bits 1-0 (CODEC ID)
AC'97 Digital Controller Primary Read Frame N, SDATA_OUT	1	1	0	00
AC'97 Digital Controller Primary WriteFrame N, SDATA_OUT	1	1	1	00
AC'97 CODEC Status Frame N+1, SDATA_IN	1	1	1	00

Table 12. Primary CODEC Addressing: Slot 0 Tag Bits

When the AC'97 Digital Controller addresses a Secondary CODEC, the Slot 0 Tag bits for Address and Data must be 0. A non-zero, 2-bit, CODEC ID in the LSBs of Slot 0 indicates a valid Read or Write Address in Slot 1, and the Slot 1 R/W bit indicates presence or absence of valid Data in Slot 2.

### 5.6. Slot Assignments for Audio


Table 13. Se	econdary CODEC	Addressing:	Slot 0 Tag Bits
--------------	----------------	-------------	-----------------

Function	Slot 0, bit 15 (Valid Frame)	Slot 0, bit 14 (Valid Slot 1 Address)	Slot 0, bit 13 (Valid Slot 2 Data)	Slot 0, Bits 1-0 (CODEC ID)
AC'97 Digital Controller Secondary Read Frame N, SDATA_OUT	1	0	0	01, 10, or 11
AC'97 Digital Controller Secondary Write Frame N, SDATA_OUT	1	0	0	01, 10, or 11
AC'97 CODEC Status Frame N+1, SDATA_IN	1	1	1	00

42

### STAC9758/9759 HIGH-PERFORMANCE 6-CHANNEL AC'97 2.3 CODEC WITH UNIVERSAL JACKS™

PC AUDIO



Note: The DAC & ADC can be assigned to slots 3&4, 6&9, 7&8, or 10&11.

The AC-Link output slots dedicated to audio are defined as follows:

### Table 14. AC-Link Slot Definitions

Slot	ADAT Channel	Name	Description
3	0	Slot Pair 1L	20-bit PCM data, typically Front Left Channel
4	1	Slot Pair 1R	20-bit PCM data, typically Front Right Channel
5	n/a	Not Used	Not used
6	4	Slot Pair 3L	20-bit PCM data, typically Center Channel
7	2	Slot Pair 2L	20-bit PCM data, typically Rear Left Channel
8	3	Slot Pair 2R	20-bit PCM data, typically Rear Right Channel
9	5	Slot Pair 3R	20-bit PCM data, typically LFE Channel
10	6	Slot Pair 4L	20-bit PCM data, typically SPDIF Left Channel
11	7	Slot Pair 4R	20-bit PCM data, typically SPDIF Right Channel
12	n/a	Interrupt Control	Provides optional interrupt capability for Audio CODEC (not usable when a modem is present)

The AC-Link input slots dedicated to audio are defined as follows:

### Table 15. AC-LinkInput Slots Dedicated To Audio

Slot	Name	Description
3	Slot Pair 1L	20-bit PCM incoming data from Left Channel
4	Slot Pair 1R	20-bit PCM incoming data from Right Channel
5	Not used	Not used
6	Slot Pair 3L	20-bit PCM incoming data from Left Channel
7	Slot Pair 2L	20-bit PCM incoming data from Right Channel
8	Slot Pair 2R	20-bit PCM incoming data from Left Channel

#### Table 15. AC-Link Input Slots Dedicated To Audio

Slot	Name	Description
9	Slot Pair 3R	20-bit PCM incoming data from Right Channel
10	Slot Pair 4L	20-bit PCM incoming data from Left Channel
11	Slot Pair 4R	20-bit PCM incoming data from Right Channel
12	Interrupt Control	Provides optional interrupt capability for Audio CODEC (not usable when a modem is present)

The ADC and the SPDIF Inputs can be separately assigned to any of the four slot pairs. However, they cannot both be assigned to the same slot pair.

#### Table 16. Audio Interrupt Slot Definitions

Bit	Description
19-1	Reserved (STAC9758/9759 will return zeros in bits 19-1)
	Assertion = 1 will cause interrupt to be propagated to Audio controller system interrupt. See register 24h definition for enabling mechanism.

### 6. STAC9758/9759 MIXER

- Mixer Inputs
  - Analog PC Beep, Digital PC Beep, Phone, Aux In, Line In (has pre-select mux for jack sharing/ Universal Jacks<sup>TM</sup>), Mic In (mono and stereo modes - includes pre-select mux), DAC-A, DAC-B
  - Split-mute option on all stereo inputs allows left and right inputs to be muted independently.
- Analog Output Sources
  - DAC-A, DAC-B, DAC-C, Stereo Mix, Mono
- Analog I/O
  - Pins 21/22, 23/24, 35/36, 39/41, 43/44
  - All Analog I/O pins have analog jack sense
  - Pins 35/36 and 39/41 are capable of driving headphones
  - All outputs are high impedance when powered down
- Split-mute (bit D7) option on all outputs allows left and right outputs to be muted independently.

### 6.1. SPDIF Digital Mux

The STAC9758/9759 incorporates a digital output that supports SPDIF formats. A multiplexer determines which of two digital input streams are used for the digital output conversion process. These two streams include the PCM OUT data from the audio controller and the ADC recorded output. The normal analog LINE\_OUT signal can be converted to the SPDIF formats by using the internal ADC to record the MIX output, which is the combination of all analog and all digital sources. In the case of digital controllers with support for 4 or more channels, the SPDIF output mode can be used to support compressed 6-channel output streams for delivery to home theater systems. These can be routed on alternate AC-Link slots to the SPDIF output, while the standard 2-channel output is delivered as selected by bits D5 and D4 in Register 6Eh. If the digital controller supports 6 channels, a SPDIF output with 4 analog channels can also be configured.

If the Digital Controller has independent DMA engines, SPDIF and Analog can be used simultaneously and independently.

### 6.2. SPDIF\_IN

The STAC9758 implements a multi-function pin in place of the traditional EAPD pin (pin 47). EAPD functionality is supported as the default for compatibility with existing software. Advanced implementations can utilize this pin as an alternate GPIO or SPDIF\_IN.

A sophisticated digital PLL allows automatic rate detection and accurate data recovery. The ability to accept consumer SPDIF voltage levels directly eliminates the need for costly external receiver ICs. Advanced features such as record slot select and SPDIF\_IN routing to the surround DACs allows simultaneous record and playback as well as multi-channel recording.

# 6.3. ADAT Optical "Lightpipe" Support

Pin 48 can be switched to an alternate ADAT Optical Output mode to provide up to 8channels of royalty-free uncompressed 24-bit, 48 KHz and 44.1 KHz digital audio. An ADAT Optical receiver is required to decode the data. This mode of operation is only intended for use with optical connections.



The STAC9758/9759 offers 2 styles of PC Beep, Digital and Analog. The Digital PC Beep is a new feature required by AC'97 2.3. This style of PC Beep will eventually replace the Analog style, thus eliminating the need for a PC Beep pin. Until this feature is widely accepted, all IDT AC'97 2.3 CODECs will provide both styles of PC Beep. Both PC Beep styles use Reg 0Ah. Additional information about Register 0Ah can be found in Section8.2.5: page53.

## 6.5. Double Rate Audio

DAC-A (Front) can be operated at double the normal Sample Rate. If the DRA Enable bit (Reg 2A, Bit D1) is set, DAC-A will make use of an extra slot pair to provide twice the normal amount of data passed through AC-Link, thus providing two samples per frame instead of one. Slot pair 3&4 must be used for the primary slot pair. The secondary slot pair is defined by the DRSS bits (Reg 20, Bits D11:D10).

If VRA = 0 and DRA = 1, then the output sample rate is fixed at 96 KHz. If VRA = 1 and DRA = 1, then the output is double the rate specified in PCM DAC Rate, Reg 2Ch.

### 6.6. Double Rate SPDIF Output

SPDIF Output can run at 96KHz. If the DRA Enable bit (Reg 2A, Bit D1) is set, the SPDIF Output will make use of an extra slot pair to provide twice the normal amount of data passed through AC-Link, thus providing two samples per frame instead of one. Slot pair 3&4 must be used for the primary slot pair. The secondary slot pair is defined by the SPSA bits (Reg 2A, Bits D4:D5).


Double Rate support for ADAT Output is not present. ADAT Output sample rates are limited to 48KHz and 44.1KHz.

To simultaneously use Double-Rate Audio and Double-Rate SPDIF Output, the Controller or Driver must set DRSS and SPSA bits to refer to the same set of secondary slots. The primary slot pair for either output will automatically be selected as 3&4 when the DRA and DRS bits are set.

Also, the Controller or Driver should make sure that PCM DAC Rate (Reg 2Ch) and SPSR are set to equivalent values, since the slots are being shared.

PC AUDIO

# 7. STAC9758/9759 MIXER DIAGRAM



PC AUDIO

# 8. PROGRAMMING REGISTERS

# 8.1. Program Register List

 Table 17. Programming Registers

Address	Name	Default	Location
00h	Reset	6A90h	8.2.1; page50
02h	Master Volume	8000h	8.2.2; page51
04h	DAC-A Volume	8000h	8.2.3; page52
06h	Master Volume MONO	8000h	8.2.4; page53
0Ah	PC Beep Volume	0000h	8.2.5; page53
0Ch	Phone Volume	8008h	8.2.7; page54
0Eh	Mono/Stereo Mic Volume	8008h	8.2.8; page56
10h	Line In Volume	8808h	8.2.8.2; page57
12h	CD Volume	8808h	8.2.10; page59
14h	DAC-B to Mixer2 Volume	8808h	8.2.11; page60
16h	Aux Mixer Volume	8808h	8.2.12; page62
18h	PCM Out Mixer Volume	8808h	8.2.13; page63
1Ah	Record Select	0000h	8.2.14; page64
1Ch	Record Gain	8000h	8.2.15; page65
20h	General Purpose	0000h	8.2.16; page66
22h	3D Control	0000h	8.2.17; page67
24h	Audio Int. & Paging	0000h	8.2.18: page68
26h	Powerdown Ctrl/Stat	000Fh	8.2.19; page70
28h	Extended Audio ID	0BC7h	8.2.20; page72
2Ah	Extended Audio Control/Status	05F0h	8.2.21; page74
2Ch	PCM DAC Rate (DAC-A & DAC-CL)	BB80h	8.3.1; page77
2Eh	PCM Surr DAC Rate (DAC-B)	BB80h	8.3.2; page77
30h	PCM LFE DAC Rate (DAC-CR)	BB80h	8.3.3; page77
32h	PCM LR ADC Rate	BB80h	8.3.4; page78
36h	Center/LFE Volume	8080h	8.3.5; page78
38h	Surround Volume	8080h	8.3.6; page78
3Ah	SPDIF Control	2000h	8.3.7; page79
3Eh	Extended Modem Stat/Ctl	0100h	8.4.4; page82
4Ch	GPIO Pin Configuration	000Fh	8.4.5; page82
4Eh	GPIO Pin Polarity/Type	FFFFh	8.4.6; page83
50h	GPIO Pin Sticky	0000h	8.4.7; page83
52h	GPIO Pin Mask	0000h	8.4.8; page84

Address	Name	Default	Location
54h	GPIO Pin Status	0000h	8.4.9; page84
60h	SPDIF_IN Status 1	0000h	8.6.1; page86
60h (Page 01h)	CODEC Class/Rev	18xxh	8.6.2; page86
62h	SPDIF_IN Status 2	0000h	8.6.3; page87
62h (Page 01h)	PCI SVID	FFFFh	8.6.4; page88
64h	Universal Jacks <sup>™</sup> Output Select	D794h	8.6.3; page87
64h (Page 01h)	PCI SSID	FFFFh	8.6.6; page89
66h	Universal Jacks <sup>™</sup> Input Select	0000h	8.6.5: page88
66h (Page 01h)	Function Select	0000h	8.6.8; page91
68h	I/O Misc.	0000h	8.6.7: page90
68h (Page 01h)	Function Information	0010h	8.6.10; page93
6Ah	Digital Audio Control	0000h	8.6.9; page92
6Ah (Page01h)	Sense Details	N/A	8.6.12: page96
6Ch	Revision Code	xxxxh	8.6.12; page96
6Ch (Page01h)	DAC Slot Mapping	3760h	8.6.14; page97
6Eh	Analog Special	1000h	8.6.14: page97
6Eh (Page01h)	ADC Slot Mapping	3000h	8.6.16; page100
70h	IDT Reserved	0000h	8.6.17: page100
72h	Various Functions	0000h	8.6.19: page102
74h	EAPD Access	0800h	8.6.19: page102
76h	Analog Misc.	0000h	8.6.20: page103
78h	ADAT Control and HPF Bypass	0000h	8.6.21: page103
7Ah	IDT Reserved	0000h	8.6.22: page103
7Ch	Vendor ID1	8384h	8.7.1; page104
7Eh	Vendor ID2	7658h	8.7.2; page104

Table 17. Programming Registers (Continued)

#### 8.2. **Program Register Descriptions**

#### 8.2.1. Reset (00h)

Default: 6A90h

D15	D14	D13	D12	D11	D10	D9	D8
RSRVD	SE4	SE3	SE2	SE1	SE0	ID9	ID8
D7	D6	D5	D4	D3	D2	D1	D0
ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0

Writing any value to this register performs a register reset, which causes most registers to revert to their default values. This register reset also resets all the digital block. Reading this register returns information about the part.

Bit(s)	Reset Value	R/W	Name	Description
15	0	RO	RESERVED	Bit not used, should read back 0
14:10	11010	RO	SE4:SE0	ID for SS3D
9	1	RO	ID9	20-bit ADC Resolution (supported)
8	0	RO	ID8	18-bit ADC Resolution
7	1	RO	ID7	20-bit DAC Resolution (supported)
6	0	RO	ID6	18-bit DAC Resolution
5	0	RO	ID5	Loudness/Bass Boost (not supported)
4	1	RO	ID4	Headphone OuT (supported)
3	0	RO	ID3	Simulated Stereo (not supported)
2	0	RO	ID2	Bass & Treble Control (not supported)
1	0	RO	ID1	Reserved
0	0	RO	ID0	Dedicated MIC PCM IN Channel (not supported)

# 8.2.2. Master Volume Registers (02h)

Controls Volume of Stereo Mix Output. Default: 8000h

D	15	D1	4	D13	D12	D11	D10	D9	D8	
Mu	ute	RESE	RVED	ML5	ML4	ML3	ML2	ML1	MLO	
D	7	D	6	D5	D4	D3	D2	D1	D0	
RM	lute RESERVED MR5			MR5	MR4	MR3	MR2	MR1	MR0	
Bit(s)	Reset	Value	R/W	Name			Description			
15	1		RW	Mute	0 = no mute 1 = mute The channels to be affected are determined by the SPLITMUTE bit (Reg 72, Page 0, Bit D6) If SPLITMUTE = 0 - both Left and Right channels are muted If SPLITMUTE = 1 - only the Left Channel is muted					
14	C	)	RO	RESERVED	Bit not used, sho	ould read back	0			
13	C	)	WO	ML5	If a 1 is written to this bit, then ML<4:0> is loaded with 11111b. This bit always reads 0.					
12:8	С	)	RW	ML<4:0>	Left Lineout Volume Control 00h = 00000b = 0  dB attenuation 01h = 00001b = -1.5  dB attenuation  1Fh = 11111b = -46.5  dB attenuation					
7	c	)	RW	RMute	Mutes Right Channel independent of Left Channel 0 = no mute 1 = mute The SPLITMUTE bit (Reg 72, Page 0, Bit D6) must be set to 1 in order for the RMute bit to have an effect. The RMute bit is R/W, and may be written and read regardless of the state of the SPLITMUTE bit.					
6	C	)	RO	RESERVED	Bit not used, sho	ould read back	0			
5	C	)	WO	MR5	If a 1 is written to always reads 0.	o this bit, then	MR<4:0> is loa	ided with 1111	1b. This bit	
4:0	С	)	RW	MR<4:0>	Right Channel Lineout Volume Control 00h = 00000b = 0 dB attenuation 01h = 00001b = -1.5 dB attenuation  1Fh = 11111b = -46.5 dB attenuation					

# 8.2.3. DAC-A Volume Register (04h)

Default: 8000h

D	D15 D14 D13 D12 D11 D10		D9	D8						
Mu	ute	RESE	RVED	ML5	ML4	ML3	ML2	ML1	ML0	
D	)7	D	6	D5	D4	D3	D2	D1	D0	
RM	RMute RESER			MR5	MR4	MR3	MR2	MR1	MR0	
Bit(s)	Reset	Value	R/W	Name	Description					
15	1	I	RW	Mute	0 = no mute 1 = mute The channels to (Reg 72, Page 0 If SPLITMUTE = If SPLITMUTE =	), Bit D6) = 0 - both Left ;	and Right chan	nels are muted	JTE bit	
14	C	)	RO	RESERVED	Bit not used, sho	ould read back	<b>(</b> 0			
13	C	)	WO	ML5	If a 1 is written to this bit, then ML<4:0> is loaded with 11111b. This bit always reads 0.					
12:8	С	)	RW	ML<4:0>	DAC A Left Volume Control 00h = 00000b = 0 dB attenuation 01h = 00001b = -1.5 dB attenuation 					
7	c	)	RW	RMute	1Fh = 11111b = -46.5 dB attenuation Mutes Right Channel independent of Left Channel 0 = unmute 1 = muted The SPLITMUTE bit (Reg 72 (Page 0), D6) must be set to 1 in order for the RMute bit to have an effect on the sound. The RMute bit is R/W and may be written and read regardless of the state of the SPLITMUTE bit.					
6	C	)	RO	RESERVED	Bit not used, sho	ould read back	<b>k</b> 0			
5	C	)	WO	MR5	If a 1 is written to always reads 0.	o this bit, then	MR<4:0> is loa	aded with 1111	1b. This bit	
4:0	C	)	RW	MR<4:0>	DAC A Right Volume Control 00h = 00000b = 0  dB attenuation 01h = 00001b = -1.5  dB attenuation  1Fh = 11111b = -46.5  dB attenuation					

# 8.2.4. Master Volume MONO (06h)

Default: 8000h

D1	15 D	D14		D12 D11		D10	D9	D8	
Mu	ite				RESERVED				
D	7 [	06	D5	D4	D3	D2	D1	D0	
	RESERVED MM5			MM4	MM3	MM2	MM1	MM0	
Bit(s)	Reset Value	R/W	Name	Description					
15	1	RW	Mute	0 = no mute 1 = mute MONO output					
14:6	0	RO	RESERVED	Bits not used, sh	nould read bac	k 0			
5	0	WO	MM5	If a 1 is written to always reads 0.	o this bit, then	MM<4:0> is loa	aded with 1111	1b. This bit	
4:0	0	RW	MM<4:0>	Mono Volume Control 00h = 00000b = 0 dB attenuation 01h = 00001b = -1.5 dB attenuation  1Fh = 11111b = -46.5 dB attenuation					

# 8.2.5. PC BEEP Volume (0Ah)

#### Default: 0000h

D	15	D1	14	D13	D12 D11 D10 D9 D		D8			
Mu	ute	RESE	RVED	PC_BEEP_FD	F7	F6	F5	F4	F3	
D	7	D	6	D5	D4	D3	D2	D1	D0	
F	F2 F1		1	F0	PV3	PV2	PV1	PV0	RSRVD	
Bit(s)	Reset \	Value	R/W	Name	Description					
15	0		RW	Mute	0 = no mute 1 = mute pc beep signal					
14	0		RO	RESERVED	Bit not used, should read back 0					
13	0		RO	PC_BEEP_FD	PC BEEP Frequency Divide					
12:5	00	h	RW	F[7:0]	times the num 12KHz. A value of 00h	ber specified i in bits F[7:0] o	esult of dividing in F[7:0] allowir disables interna nput if available	ng tones from	47Hz to	
12:5	00	h	RO	RESERVED	Bit not used, s	hould read ba	ck 0			
4:1	0		RW	PV(3:0)	PCBEEP Volume Control $00h = 0000b = 0$ dB attenuation $00h = 0001b = -3$ dB attenuation $0Fh = 1111b = -45$ dB attenuation					
0	0		RO	RESERVED	Bit not used, s	hould read ba	ck 0			

### 8.2.6. Digital PC Beep

The AC'97 2.3 specification calls for the CODEC to generate a square wave tone at a particular volume and frequency. Typically, the BIOS will program this register during the Power On Self Test (POST) cycle.

To create a tone using Digital PC Beep, write a non-zero value to the F Bits in Reg 0Ah (bits D12:D5). The beep frequency is the result of dividing the 48KHz clock by 4 times the number specified in F[7:0], allowing tones from 47Hz to 12KHz. (see Table18: page54). Set the PV bits in Reg 0Ah, (Bits D4:D1) control the volume level from 0 to 45dB of attenuation in 3dB steps. Unmute bit D15 if necessary.

To stop the tone, write 801Fh to Reg 0Ah. This turns off the generator, turns the volume to the lowest setting, and mutes the register.

Applying a signal to the PC Beep pin, pin 12, may cause the digital PC Beep signal to become distorted or inaudible. When using the digital PC Beep feature, leave the PC Beep input pin connected to analog ground through a capacitor. Connecting a capacitor from the PC Beep input pin to ground will create a more pleasing sound by changing the digital output to a more sinusoidal like output.

Value	Reg 0Ah [D12:D5]	Frequency
1	0x01	12,000Hz
10	0x0A	1200Hz
25	0x19	480 Hz
50	0x32	240 Hz
100	0x64	120 Hz
127	0x0F	94.48 Hz
255	0xFF	47.05 Hz

Table 18. Digital PC Beep Examples

Typically this feature will be used exclusively by the BIOS, and will not be used by Controller or Driver.

#### 8.2.7. Phone Volume (0Ch)

Default: 8008h.

D1	D15 D14		D13	D12	D11	D10	D9	D8
Mu	Mute			RESERVED				
D	D7 D6		D5	D4	D3	D2	D1	D0
	RESE	RVED	)	GN4	GN3	GN2	GN1	GN0
Bit(s)	Reset Value	R/W	Name			Description		
15	1	RW	Mute	0 = no mute 1 = mute phone				

## STAC9758/9759 HIGH-PERFORMANCE 6-CHANNEL AC'97 2.3 CODEC WITH UNIVERSAL JACKS™

Bit(s)	Reset Value	R/W	Name	Description			
14:5	0	RO	RESERVED	Bits not used, should read back 0			
4:0	08	RW	GN<4:0>	Phone Volume Control 00h = 00000b = +12.0  dB gain 01h = 00001b = +10.5  dB gain  08h = 01000b = 0.0  dB - unity gain (default)  1Fh = 11111b = -34.5  dB attenuation			

55

PC AUDIO

**'**59

# 8.2.8. Mono/Stereo Mic Volume (0Eh)

Mic is actually one of 6 possible stereo input sources selected by the MicMux (Reg 66h, Page 0, Bits D2:D0). Each of these sources may be selected as mono Left, mono Right, stereo, or stereo L-R swapped. Boosts of 10, 20, or 30dB are available to all inputs controlled by the microphone mux.

8.2.8.1. Mic Volume Register in Mono Mode (default mode for Reg 0Eh)

Enabled when Stereo Mic Enable Bit (STMICEN), Reg 72h, Page 0, Bit D0 = 0 Default: 8008h.

D1	15 D	14	D13	D12	D11	D10	D9	D8		
ALL	Nute				RESERVED					
D	7 [	)6	D5	D4	D3	D2	D1	D0		
RESE	RVED BOO	STEN	RESERVE	D GN4	GN3	GN2	GN1	GN0		
Bit(s)	Reset Value	R/W	Name			Description				
15	1	RW	ALLMute	Mutes Left and F 0 = no mute 1 = muted	Right Channel	Mic				
14:8	0	RO	RESERVED	Bit not used, sho	ould read back	0				
7	0	RW	RMute	0 = unmute 1 = muted The SPLITMUTE Page 0, Bit D0) r effect on the sou The RMute bit is						
6	0	RW	BOOSTEN	Works with MIC0 BOOSTEN M 0 1 1	GAINVAL (Reg ICGAINVAL 0 1 0 1	gister 6Eh, Bit I = 0 dB = 10 dB = 20 dB = 30 dB	02)			
5	0	RO	RESERVED	Bit not used, sho	ould read back	0				
4:0	08	RW	GN<4:0>	Mic Volume Control 00h = 00000b = +12.0  dB gain 01h = 00001b = +10.5  dB gain $\dots$ 08h = 01000b = 0.0  dB - unity gain (default) $\dots$ 1Fh = 11111b = -34.5  dB attenuation						

### 8.2.8.2. Mic Volume Register in Stereo Mode (Reg 0Eh)

Enabled when Stereo Mic Enable Bit (STMICEN), Reg 72h, Page 0, Bit D0 = 1 Default: 8008h.

D	15	D	14	D13								
LM	ute		RES	ERVED								
D	7	D	6	D5	· · · · · · · · · · · · · · · · · · ·							
RM	ute	BOOS	STEN	RESERVE	O GNR4	GN3	GNR2	GNR1	GNR0			
Bit(s)	Reset	Value	R/W	Name			Description					
15	1		RW	LMute	0 = no mute 1 = mute The channels to (Reg 72, Page 0 If SPLITMUTE = If SPLITMUTE =	, D6) 0, both Left ar	nd Right channe	els are muted	JTE bit			
14:13	13 0 RO RESERVED Bit not used, should read back 0											
12:8	C	)	RW	GNL<4:0>	STEREO Mic Left Volume Control $00h = 00000b = +12.0 \text{ dB gain}$ $01h = 00001b = +10.5 \text{ dB gain}$ $08h = 01000b = 0 \text{ dB}$ - unity gain            1Fh = 11111b = -34.5 \text{ dB attenuation}							
7	C	)	RW	RMute	Mutes Right Channel independent of Left Channel 0 = unmute 1 = muted The SPLITMUTE bit (Reg 72, Page 0, Bit D6) must be set to 1 in order for the RMute bit to have an effect on the sound. The RMute bit is R/W. The RMute bit may be written and read regardless of the state of the SPLITMUTE bit							
6	C	)	RW	BOOSTEN	of the state of the SPLITMUTE bit.         Turns on 20dB of boost in the Microphone Preamp         Works in conjunction with MICGAINVAL (Register 6Eh, Page 0, Bit D2)         which provides a 10dB boost in the Microphone preamp.         BOOSTEN       MICGAINVAL         0       0       = 0 dB         0       1       = 10 dB         1       0       = 20 dB         1       1       = 30 dB							
5	C	)	RO	RESERVED	Bit not used, sho	ould read back	0					
4:0	C	)	RW	GNR<4:0>	STEREO Mic Ri 00h = 00000b = 01h = 00001b =  08h = 01000b =  1Fh = 11111b =	+12.0 dB gain +10.5 dB gain 0 dB - uni	ty gain					

# 8.2.9. Line In Volume (10h)

Default: 8808h.

D15 D14 D13 D12 D11 D10 D9 D8								D8		
								GR0		
D	7 C	6	D5	D4	D3	D2	D1	D0		
RM	ute	RES	ERVED	GR4	GR3	GR2	GR1	GR0		
Bit(s)	Reset Value	R/W	Name			Description				
15	1	RW	Mute	0 = no mute 1 = mute The channels to be affected are determined by the SPLITMUTE bit (Reg 72, Page 0, D6) If SPLITMUTE = 0 - both Left and Right channels are muted If SPLITMUTE = 1 - only the Left Channel is muted						
14:13 0 RO RESERVED Bit not used, should read back 0										
12:8	08	RW	GL<4:0>	Left LineIn Volume Control for Stereo Mix 00h = 00000b = +12.0 dB gain 01h = 00001b = +10.5 dB gain  08h = 01000b = 0 dB - unity gain (default)  1Fh = 11111b = -34.5 dB attenuation						
7	0	RW	RMute	Mutes Right Channel independent of Left Channel 0 = unmute 1 = muted The SPLITMUTE bit (Reg 72, Page 0, D6) must be set to 1 in order for RMute bit to have an effect on the sound. The RMute bit is R/W. The RMute bit may be written and read regardles of the state of the SPLITMUTE bit.						
6:5	0	RO	RESERVED	RVED Bit not used, should read back 0						
4:0 08 RW $GR<4:0>$ Right Lineln Volume Control for State $00h = 00000b = +12.0 dB gain 01h = 00001b = +10.5 dB gain 08h = 01000b = 0 dB - unity ga 1Fh = 11111b = -34.5 dB attenuat$					ity gain (defaul	t)				

Line\_In may be assigned to one of 6 different pairs of input pins. See Register 66h, Page 0, for more info.

# 8.2.10. CD Volume (12h)

Default: 8808h.

D15 D14 D13 D12 D11 D10 D9 D8										
Mute         RESERVED         GL4         GL3         GL2         GL1         GR0           D7         D6         D5         D4         D3         D2         D1         D0								GR0		
D	7 D	)6	D5	D4	D3	D2	D1	D0		
RM	ute	RES	ERVED	GR4	GR3	GR2	GR1	GR0		
Bit(s)	Reset Value	R/W	Name			Description				
15	1	RW	Mute	0 = no mute 1 = mute The channels to be affected are determined by the SPLITMUTE bit (Reg 72, Page 0, D6). If SPLITMUTE = 0 - both Left and Right channels are muted If SPLITMUTE = 1 - only the Left Channel is muted						
14:13	0	0 RO RESERVED Bit not used, should read back 0								
12:8	08	RW	GL<4:0>	Left CD Volume Control 00h = 00000b = +12.0  dB gain 01h = 00001b = +10.5  dB gain  08h = 01000b = 0  dB - unity gain (default)  1Fh = 11111b = -34.5  dB attenuation						
7	0	RW	RMute	Mutes Right Channel independent of Left Channel 0 = unmute 1 = muted The SPLITMUTE bit (Reg 72, Page 0, D6) must be set to 1 in order for th RMute bit to have an effect on the sound. The RMute bit is R/W. The RMute bit may be written and read regardless of the state of the SPLITMUTE bit.						
6:5	0	RO	RESERVED	VED Bit not used, should read back 0						
4:0 08 RW $GR<4:0>$ Right CD Volume Control 00h = 00000b = +12.0 dB gain 01h = 00001b = +10.5 dB gain  08h = 01000b = 0 dB - unity gain (default)  1Fh = 11111b = -34.5 dB attenuation										

### 8.2.11. DAC-B to Mixer2 Volume Control (14h)

Default: 8808h.

	D15	D14	D13	D12	D11	D10	D9	D8
	Mute	RESE	RESERVED		GL3	GL2	GL1	GR0
•	D7	D6	D6 D5		D3	D2	D1	D0
ſ	RMute	RESERVED		GR4	GR3	GR2	GR1	GR0

Bit(s)	Reset Value	R/W	Name	Description
15	1	RW	Mute	0 = no mute 1 = mute The channels to be affected are determined by the SPLITMUTE bit (Reg 72, Page 0, D6). If SPLITMUTE = 0, both Left and Right channels are muted If SPLITMUTE = 1, only the Left Channel is muted
14:13	0	RO	RESERVED	Bit not used, should read back 0
12:8	08	RW	GL<4:0>	DAC-BL Volume Control 00h = 00000b = +12.0 dB gain 01h = 00001b = +10.5 dB gain  08h = 01000b = 0 dB - unity gain (default)  1Fh = 11111b = -34.5 dB attenuation
7	0	RW	RMute	Mutes Right Channel independent of Left Channel 0 = unmute 1 = muted The SPLITMUTE bit (Reg 72, Page 0, D6) must be set to 1 in order for the RMute bit to have an effect on the sound. The RMute bit is R/W. The RMute bit may be written and read regardless of the state of the SPLITMUTE bit.
6:5	0	RO	RESERVED	Bit not used, should read back 0
4:0	08	RW	GR<4:0>	DAC-BR Volume Control 00h = 00000b = +12.0  dB gain 01h = 00001b = +10.5  dB gain  08h = 01000b = 0  dB - unity gain (default)  1Fh = 11111b = -34.5  dB attenuation

### 8.2.11.1. Video In Use

The STAC9758 VIDEO\_IN path to the mixer (including the volume control of Register 14h) is used by DAC-B. The VIDEO\_IN pins are redefined as the second microphone input. However, the *Video Input functionality can be implemented by the flexible input/output structure of the STAC9758, called Universal Jacks.* This technology allows for selectable input paths. The STAC9758 has a Line In Mux that can select a variety of input options. Using the Line In Mux to select pin 16 and 17, this will set up an extra Line In that can be used as Video In. Line In will still be available using the standard pins 23 and 24, and its volume will be controlled by Register 02h.

- Use the same pins for Video (pins 16&17)
- Use the Universal Jack Input Select Register (66h), bits D10:8 = 000b to select Line In on Pin 16/17
- Volume will be controlled by Register 10h (as Video is acting as Line In)
- The Line In slider now will control Video.
- Recording is done by using the Line In Record function in the Record Select Register (1Ah), by setting the left and/or right channel input select to Line In
  - Left Line In Select D10:D8 = 100b
  - Right Line In Select D2:D0 = 100b
- Unfortunately, the STAC9758 cannot mix Line In and Video at the same time

Using Pins 16 and 17 as Line In for Video is the easiest method to use Video In on the STAC9758. The alternative is to use Pins 16&17 as MIC, and, using the registers listed above, simple select the bit values to the desired input source.

# 8.2.12. Aux Volume (16h)

Default: 8808h.

D15 D14 D13 D12 D11 D10 D9							D8		
Mu	ute	RES	ERVED	GL4	GL3	GL2	GL1	GR0	
D	07 C	)6	D5	D4	D3	D2	D1	D0	
RM	lute	RES	ERVED	GR4	GR3	GR2	GR1	GR0	
Bit(s)	Reset Value	R/W	Name			Description			
15	1	RW	Mute	0 = no mute 1 = mute The channels to be affected are determined by the SPLITMUTE bit (Reg 72, Page 0, D6). If SPLITMUTE = 0 - both Left and Right channels are muted If SPLITMUTE = 1 - only the Left Channel is muted					
14:13	0	RO	RESERVED	Bit not used, sho	ould read back	: 0			
12:8	08	RW	GL<4:0>	Left Aux Volume Control 00h = 00000b = +12.0  dB gain 01h = 00001b = +10.5  dB gain  08h = 01000b = 0  dB - unity gain (default)  1Fh = 11111b = -34.5  dB attenuation					
7	0	RW	RMute	Mutes Right Channel independent of Left Channel 0 = unmute 1 = muted					
6:5	0	RO	RESERVED	ERVED Bit not used, should read back 0					
4:0	08	RW	GR<4:0>	Right Aux Volume Control 00h = 00000b = +12.0  dB gain 01h = 00001b = +10.5  dB gain					

# 8.2.13. PCMOut Volume (18h)

Default: 8808h.

D15 D14 D13 D12 D11 D10 D9 D8								D8		
								GR0		
D	7 D	)6	D5	D4	D3	D2	D1	D0		
RM	ute	RES	ERVED	GR4	GR3	GR2	GR1	GR0		
Bit(s)	Reset Value	R/W	Name			Description				
15	1	RW	Mute	0 = no mute 1 = mute The channels to be affected are determined by the SPLITMUTE bit (Reg 72, Page 0, D6). If SPLITMUTE = 0 - both Left and Right channels are muted If SPLITMUTE = 1 - only the Left Channel is muted						
14:13	0	RO	RESERVED	D Bit not used, should read back 0						
12:8	08	RW	GL<4:0>	Left PCM Volume Control 00h = 00000b = +12.0  dB gain 01h = 00001b = +10.5  dB gain  08h = 01000b = 0  dB - unity gain (default)  1Fh = 11111b = -34.5  dB attenuation						
7	0	RW	RMute	Mutes Right Channel independent of Left Channel 0 = unmute 1 = muted The SPLITMUTE bit (Reg 72 (Page 0), D6) must be set to 1 in order for th RMute bit to have an effect on the sound. The RMute bit is R/W. The RMute bit may be written and read regardless of the state of the SPLITMUTE bit.						
6:5	0	RO	RESERVED	VED Bit not used, should read back 0						
4:0	08	RW	GR<4:0>	Right PCM Volume Control 00h = 00000b = +12.0  dB gain 01h = 00001b = +10.5  dB gain						

Note: WDM Drivers normally leave Reg 18h set to 0808h (unity gain). It does not change during the Windows session. Instead, the Windows software mixer adjusts the Wave volume digitally.

# 8.2.14. Record Select (1Ah)

Default: 0000h (corresponding to Mic in)

Used to select the record source independently for right and left.

D15 D14 D13 D12 D11 D10 D9								D8	
			RESERVE	C		SL2	SL1	SL0	
D	7 D	6	D5	D4	D3	D2	D1	D0	
			RESERVE	0		SR2	SR1	SR0	
Bit(s)	Reset Value	R/W	Name			Description			
15:11	0	RO	RESERVED	Bits not used, s	hould read bac	:k 0			
10:8	0	RW	SL2:S	LEFT CHANNEL INPUT SELECT 00h = 000b = Mic mux This selects the output of the MicMux (Reg 66h) if Reg 20h, bit D8 = 0 then Mic L if Reg 20h, bit D8 = 1 then Mic R 001 = CD In (left) 010 = Not implemented (Mute input to mux) 011 = Aux In (left) 100 = Line In mux (left) This selects the output of the LineInMux (Reg 66h) 101 = Stereo Mix (left) 110 = Mono Mix 111 = Phone					
7:3	0	RO	RESERVED	Bits not used, s	hould read bac	:k 0			
2:0	0	RW	SR2:SR0	RIGHT CHANNEL INPUT SELECT 00h = 000b = Mic mux This selects the output of the MicMux (Reg 66h) if Reg 20h, bit D8 = 0 then Mic R if Reg 20h, bit D8 = 1 then Mic L 001 = CD In (right) 010 = Not Implemented (Mute input to mux) 011 = Aux In (right) 100 = Line In mux (right) This selects the output of the LineInMux (Reg 66h) 101 = Stereo Mix (right) 110 = Mono Mix 111 = Phone					

64

#### 8.2.15. Record Gain (1Ch)

Default: 8000h (corresponding to 0 dB gain with mute on)

D	15 D	D14 D13 D12 D11 D10 D9 D8								
Mu	ute		RESERVE	D	GL3	GL2	GL1	GL0		
D	7 1	D6	D5	D4	D3	D2	D1	D0		
RM	ute		RESERVE	D	GR3	GR2	GR1	GR0		
Bit(s)	Reset Value	R/W	Name			Description				
15	1	RW	Mute	0 = no mute 1 = mute The channels to be affected are determined by the SPLITMUTE bit (Reg 72, Page 0, D6). If SPLITMUTE = 0 - both Left and Right channels are muted If SPLITMUTE = 1 - only the Left Channel is muted						
14:12	0	0 RO RESERVED Bits not used, should read back 0								
11:8	0	RW	GL<3:0>	LEFT ADC VOLUME CONTROL 00h = 0000 = 0 dB gain 01h = 0001 = +1.5 dB gain  0Fh = 1111 = +22.5 dB gain						
7	0	RW	RMute	Mutes Right Channel independent of Left Channel 0 = unmute 1 = muted The SPLITMUTE bit (Reg 72 (Page 0), D6) must be set to 1 in order for the RMute bit to have an effect on the sound. The RMute bit is R/W. The RMute bit may be written and read regardless of the state of the SPLITMUTE bit.						
6:4	0	RO	RESERVED	/ED Bits not used, should read back 0						
3:0	0	RW	GR<3:0>	RIGHT ADC VOLUME CONTROL $00h = 0000 = 0 \text{ dB gain}$ $01h = 0001 = +1.5 \text{ dB gain}$ $0Fh = 1111 = +22.5 \text{ dB gain}$						

Note: Most signals coming from external line-level sources will not need any additional gain. Signals coming from the MicMux (see Reg 66h) will have the Mic Boost values (0, 10, 20, or 30 dB) added to the values indicated by the GL and GR bits in Reg 1Ch

IDT	тм

65

PC AUDIO

# 8.2.16. General Purpose (20h)

Default: 0000h

D	D15 D14 D13 D12 D11 D10 D9 D8							D8			
PC	)P	RESE	RVED	3D	RESERVED	DRSS1	DRSS0	MIX	MS		
D	7	D	6	D5	D4	D3	D2	D1	D0		
LOOP	BACK					RESERVED					
Bit(s)	Reset	Reset Value R/W Name					Description				
15	(	)	RW	POP	Pop bypass disables DAC-A digital 3D only. This ensures that a recordir of the DAC (through Stereo Mix) does not perform the 3D processing twice.						
14	(	)	RO	RESERVED	D Bit not used, should read back 0						
13	(	)	RW	3D	0 = 3D effect disabled 1 = 3D effect enabled						
12	(	)	RO	RESERVED	Bit not used, sho	ould read back	x 0				
11:10	0	0	RW	DRSS <1:0>	DAC-A Double Rate Slot Select Rate Slot Select 00: PCM L, R n+1 data is on Slots 10-11 (default) 01: PCM L, R n+1 data is on slots 7, 8 10: Reserved 11: Reserved						
9	(	)	RW	MIX	Mono Output se	lect (0 = Mix, <sup>-</sup>	1 = Mic)				
8	(	)	RW	MS	Mic Select / Mic Swap						
7	(	)	RW	LOOPBACK	1 = Enables ADC to DAC loop back test         0 = Loopback Disabled         Each ADC output will go to all 3 DAC pairs.						
6:0	(	)	RO	RESERVED	Bits not used, sh	nould read bac	:k 0				

# 8.2.17. 3D Control (22h)

Default: 0000h

D1	15 D <sup>.</sup>	14	D13	D12	D11	D10	D9	D8		
				RESE	RVED					
D	7 D	6	D5	D4	D3	D2	D1	D0		
		RES	ERVED		DP3	DP2	RESE	RVED		
Bit(s)	Reset Value	R/W	Name			Description				
15:4	0	RO	RESERVED	Bits not used, sh	ould read ba	ack 0				
3:2	0	RW	DP3,DP2	LINE_OUT SEPARATION RATIO DP3 DP2 effect 0 0 0 (OFF) 0 1 3 (LOW) 1 0 4.5 (MED) 1 1 6 (HIGH)						
1:0	0	RO	RESERVED	Bits not used, sh	ould read ba	ack 0				

This register is used to control the 3D stereo enhancement function, IDT Surround 3D (SS3D), built into the AC'97 component. Note that register bits DP3-DP2 are used to control the separation ratios in the 3D control for LINE\_OUT. SS3D provides for a wider soundstage extending beyond the normal 2-speaker arrangement. Note that the 3D bit in the general purpose register (20h) must be set to 1 to enable SS3D functionality to allow the bits in 22h to take effect.

The three separation ratios are implemented. The separation ratio defines a series of equations that determine the amount of depth difference (High, Medium, and Low) perceived during two-channel playback. The ratios provide for options to narrow or widen the soundstage.

# 8.2.18. Audio Interrupt and Paging (24h)

Default: 0000h

D15	D14	D13	D12	D11	D10	D9	D8
I4	13	12	11	10		RESERVED	
D7	D6	D5	D4	D3	D2	D1	D0
	RESE	RVED		PG3	PG2	PG1	PG0

Bit(s)	Reset Value	R/W	Name	Description
15	0	RW	14	0 = Interrupt is clear 1 = interrupt is set Interrupt event is cleared by writing a 1 to this bit. The interrupt bit will change regardless of condition of interrupt enable (I0) status. An interrupt in the GPI in slot 12 in the ACLink will follow this bit change when interrupt enable (I0) is unmasked.
14-13	0	RO	13-12	Interrupt Cause 00 = Reserved 01 = Sense Cycle Complete, sense info available. 10 = Change in GPIO input status 11 = Sense Cycle Complete and Change in GPIO input status. These bits will reflect the general cause of the first interrupt event generated. It should be read after interrupt status has been confirmed as interrupting. The information should be used to scan possible interrupting events in proper pages.
12	0	RW	11	Sense Cycle 0 = Sense Cycle not in Progress 1 = Sense Cycle Start. Writing a 1 to this bit causes a sense cycle start if supported. If sense cycle is not supported this bit is read only.
11	0	RW	Ю	Interrupt Enable 0 = Interrupt generation is masked. 1 = Interrupt generation is un-masked. The driver should not un-mask the interrupt unless ensured by the AC'97 Controller that no conflict is possible with modem slot 12 - GPI functionality. Some AC'97 2.2 compliant controllers may not support audio CODEC interrupt infrastructure. In either case, software should poll the interrupt status after initiating a sense cycle and wait for Sense Cycle Max Delay to determine if an interrupting event has occurred.

## STAC9758/9759 HIGH-PERFORMANCE 6-CHANNEL AC'97 2.3 CODEC WITH UNIVERSAL JACKS™

PC AUDIO

Bit(s)	Reset Value	R/W	Name	Description	
10:4	0	RO	RESERVED	Bits not used, should read back 0	
3:0	0	RW	PG3:PG0	Page Selector 00h = Vendor Specific 01h = Page ID 01 (See Section8.6: page85 for additional information on the Paging Registers) 02h-0Fh = Reserved Pages This register is used to select a descriptor of 16 word pages between registers 60h to 6Fh. Value 0h is used to select vendor specific space to maintain compatibility with AC'97 2.2 vendor specific registers. System software determines implemented pages by writing the page number and reading the value back. All implemented pages must be consecutive. (i.e., page 2h cannot be implemented without page 1h).	

69

# 8.2.19. Powerdown Ctrl/Stat (26h)

Default: 000Fh

D	15 D <sup>,</sup>	14	D13	D12	D11	D10	D9	D8		
EAPD PI		R6	PR5	PR4	PR3	PR2	PR1	PR0		
D7 D6		6	D5	D4	D3	D2	D1	D0		
	RESE		ERVED		REF	ANL	DAC	ADC		
Bit(s)	Reset Value R/W Name				Description					
15	0	RW	EAPD	1 = Forces EAPD pad to Vdd 0 = Forces EAPD pad to Gnd						
14	0	RW	PR6	0 = Headphone Amplifier powered up 1 = Headphone Amplifier powered down						
13	0	RW	PR5	0 = Digital Clk active 1 = Digital Clk disable.						
12	0	RW	PR4	0 = digital active 1 = Powerdown: PLL, AC-Link, Crystal oscillator; Forced low: bit clock, SDATA_IN Disabled: DSP clk, SPDIF clk						
11	0	RW	PR3	0 = VAG/VREF and VREFOUT are active 1 = VAG/VREF and VREFOUT are powered down, and PR2 is asserted in analog block						
10	0	RW	PR2	0 = analog active 1 = all signal path analog is powered down (VREFout and VAG still on, user should set PR0, PR1, PR6 prior to setting PR2)						
9	0	RW	PR1	0 = ALL DACs powered up 1 = ALL DACs powered down PR1 is the global DAC power down, and powers down all DACs. PR1 is ORed with respective PR1, PRJ, PRK and PR_DAC_A bits						
8	0	RW	PR0	0 = ADC powered up 1 = ADC powered down						
7:4	0	RO	RESERVED	Bit not used, should read back 0						
3	1	RO	REF	VREF status 1 = VREF'S enabled						
2	1	RO	ANL	ANALOG MIXERS, etc. Status 1 = analog mixers ready.						
1	1	RO	DAC	DAC Status 1 = DAC ready t The PR_DAC_A		• •	power down DA	AC-A		
0	1	RO	ADC	ADC Status 1 = ADC ready t						

### 8.2.19.1. Ready Status

The lower half of this register is read-only status, a 1 indicating that each subsection is "ready". Ready is defined as the subsection's ability to perform in its nominal state. When this register is written, the bit values that come in on AC-Link will have no effect on read-only bits 0-7.

When the AC-Link "CODEC Ready" indicator bit (SDATA\_IN slot 0, bit 15) is a 1, it indicates that the AC-Link and AC'97 control and status registers are in a fully operational state. The AC'97 controller must further probe this Power Down Control/Status Register to determine exactly which subsections, if any are ready. When this register is written, the bit values that come in on AC-Link will have no effect on read only bits 0-7.

#### 8.2.19.2. Powerdown Controls

The STAC9758/9759 is capable of operating at reduced power when no activity is required. The state of power down is controlled by the Powerdown Register (26h). See the section "Low Power Modes" for more information.

#### 8.2.19.3. External Amplifier Power Down Control Output

The EAPD bit 15 of the Powerdown Control/Status Register (Index 26h) directly controls the output of the EAPD output, pin 47, and produces a logical 1 when this bit is set to logic high. This function is used to control an external audio amplifier power down. EAPD = 0 places approximately 0V on the output pin, enabling an external audio amplifier. EAPD = 1 places approximately DVdd on the output pin, disabling the external audio amplifier. Audio amplifiers that operate with reverse polarity will require an external inverter to maintain software driver compatibility.

EAPD can also act as a GPIO or SPDIF\_IN. See Section 8.4.1: page81. The GPIO controls in Section8.4: page81 have no effect on EAPD.

### 8.2.20. Extended Audio ID (28h)

Default: 0BC7h

	D15	D14	D13	D12	D11	D10	D9	D8
[	ID1	ID0	RESE	RVED	REV1	REV0	AMAP	LDAC
	D7	D6	D5	D4	D3	D2	D1	D0

The Extended Audio ID register is a read only register except for bits D4 and D5. ID1 and ID0 echo the configuration of the CODEC as defined by the programming of pin 46 externally. ID0 is always a 0 for the 9758. Code 00 returned defines the CODEC as the primary CODEC, while code 10 identifies the CODEC as the secondary CODEC. The AMAP bit, D9, will return a 1 indicating that the CODEC supports the optional AC'97 2.3 compliant AC-Link slot to audio DAC mappings. The default condition assumes that 00 are loaded in the DSA0 and DSA1 bits of the Extended Audio ID (Index 28h). With 0 in the DSA1 and DSA0 bits, the CODEC slot assignments are as per the AC'97 specification recommendations. If the DSA1 and DSA0 bits do not contain 0, the slot assignments are as per the table in the section describing the Extended Audio ID (Index 28h). The VRA bit, D0, will return a 1, indicating that the CODEC supports the optional variable sample rate conversion as defined by the AC'97 specification.

Bit	Reset	R/W	Name	Function	
	Value				
15:14	00 or 10	RO	ID [1,0]	00 = XTAL_OUT grounded (note 1) CID1#, CID0# = XTAL_OUT crystal or floating	
13:12	00	RO	RESERVED	Bits not used; should read back 00	
11:10	10	RO	REV[1:0]	Indicates CODEC is AC'97 Rev 2.3 compliant	
9	1	RO	AMAP	Multi-channel slot support (Always = 1)	
8	1	RO	LDAC	Low Frequency Effect DAC Supported	
7	1	RO	SDAC	Surround DACs Supported	
6	1	RO	CDAC	Center channel DAC Supported	
5:4	00	RW	DSA [1,0]	DAC slot assignment See DSA table below. The DSA bits for DAC-A are ignored when Double Rate Audio DRA is used. Slots 3&4 are used instead. The DRSS bits indicate which secondary slots to use. DAC-B and DAC-C are unaffected by the DRA bit.	
3	0	RO	RESERVED	Reserved	
2	1	RO	SPDIF	0 = SPDIF pulled high on reset, SPDIF disabled 1 = default, SPDIF enabled (Note 2)	
1	1	RO	DRA	Double Rate Audio Supported	
0	1	RO	VRA	Variable sample rates supported (Always = 1)	

Note: 1. External CID pin status (from analog) these bits are the logical inversion of the pin polarity (pin 46). These bits are zero if XTAL\_OUT is grounded with an alternate external clock source in primary mode only. Secondary mode can either be through BIT CLK driven or 24MHz clock driver, with XTAL\_OUT floating.

Note: 2. If pin 48 is held high at powerup, register 28h (Extended Audio ID) bit [2] will be held to zero, to indicate the SPDIF is not available. Tie pin 48 to ground with a 10 KW resistor to ensure SPDIF is enabled.

	AMAP	Defaults			
CODEC ID	Function	DAC1	DAC2	DAC3	SPDIF
ALL	6-ch Primary w/ SPDIF	3 & 4	7&8	6&9	10 & 11

	DSA Assignment Table								
DSA1, DSA0	DACs 1,2	DACs 3,4	DACs 5,6						
00 (default)	3&4	7&8	6&9						
01	7&8	6&9	10&11						
10	6&9	10&11	3&4						
11	10&11	3&4	7&8						

#### 8.2.21. Extended Audio Control/Status (2Ah)

Default:	05F0h	

D15	D14	D13	D12	D11	D10	D9	D8
VCFG	RESERVED	PRK	PRJ	PRI	SPCV	RESERVED	LDAC
D7	D6	D5	D4	D3	D2	D1	D0
SDAC	CDAC	SPSA1	SPSA0	RSRVD	SPDIF	DRA	VRA enable

Note: If pin 48 is held high at powerup, the SPDIF is not available and bits D15:D1 can not be written and will read back zero.

Bit(s)	Reset Value	R/W	Name	Description
15	0	RW	VCFG	Determines the SPDIF transmitter behavior when data is not being transmitted. When asserted, this bit forces the deassertion of the SPDIF "Validity" flag, which is bit 28 transmitted by the SPDIF sub-frame. The "V" bit is defined in the SPDIF Control Register (Reg 3Ah). If "V" = 1 and "VCFG" = 0, then for each SPDIF sub-frame (Left & Right), bit[28] "Validity" flag reflects whether or not an internal CODEC transmission error has occurred. Specifically an internal CODEC error should result in the "Validity" flag being set to "1". If "V" = 0 and "VCFG" = 1, In the case where the SPDIF transmitter does not receive a valid sample from the AC'97 controller, (Left or Right), the SPDIF transmitter should set the "Validity" flag to "0" and pad the "Audio Sample Word" with "0"s for sub-frame in question. If a valid sample (Left or Right) was received and successfully transmitted, the "Validity" flag should be "0" for that sub-frame. Default state, coming out of reset, for "V" and "VCFG" should be 0 and 0. These bits should be settable via driver .inf options.
14	0	RO	RESERVED	Reserved
13	0	RW	PRK	0 = PCM LFE DACs on 1 = PCM LFE DACs off
12	0	RW	PRJ	0 = PCM Surround DACs on 1 = PCM Surround DACs off
11	0	RW	PRI	0 = PCM Center DAC on 1 = PCM Center DAC off
10	1	RO	SPCV	0 = invalid SPDIF configuration 1 = valid SPDIF configuration
9	0	RO	RESERVED	Reserved
8	1	RO	LDAC	0 = PCM LFE DAC is not ready 1 = PCM LFE DAC is ready
7	1	RO	SDAC	0 = PCM Surround DAC is not ready 1 = PCM Surround DAC is ready
6	1	RO	CDAC	0 = PCM Center DAC is not ready 1 = PCM Center DAC is ready

Bit(s)	Reset Value	R/W	Name	Description
5:4	11	RW	SPSA1:SPSA0	SPDIF slot assignment 00 = left slot 3, right slot 4 01 = left slot 7, right slot 8 10 = left slot 6, right slot 9 11 = left slot 10, right slot 11 The DRS (Double Rate SPDIF) bit causes the primary data to be taken from slots 3&4. The secondary data is taken from the slots indicated by SPSA. If SPSA bits are set to 00 (slot pair 3/4) and DRS bit (Double Rate SPDIF) is set to 1, then the 20-bit data to DAC-A will be doubled. This will not sound particularly bad, but is an operating mode which provides little benefit.
3	0	RO	RESERVED	Reserved
2	0	RW	SPDIF	0 = Disables SPDIF (SPDIF_OUT is high Z) 1 = Enable SPDIF SPDIF is a control bits for Reg 3Ah. This bit must be set low, i.e. SPDIF disabled, in order to write to Reg 3Ah Bits D15,D13:D0.
1	0	RW	DRA	Double Rate Audio 0 = Disabled 1 = Enabled When DRA bit is set, then the DSA bits (Reg 28, Bits D5:D4) have no effect. Data from PCM L and PCM R in output slots 3 and 4 is used in conjunction with PCM L (n+1) and PCM R (n+1) data , to provide DAC streams at twice the sample rate designated by the PCM Front Sample Rate Control Register. The slots on which the (n+1) data is transmitted on is indicated by the DRSS[1:0] bits in the General Purpose Register 20h. Note that DRA can be used without VRA, in that case the converter rates are forced to 96 KHz if DRA = 0.
0	0	RW	VRA Enable	Variable Rate Audio Enable 0 = Disabled DAC and ADC set to 48 KHz Reg 2Ch, Reg 2Eh, Reg 30h & Reg 32h all read back BB80h 1 = Enabled Reg 2Ch, Reg 2Eh, Reg 30h & Reg 32h control the various DAC and ADCsample rates

#### 8.2.21.1. Variable Rate Audio Enable

The Extended Audio Status Control register also contains one active bit to enable or disable the Variable Sampling Rate capabilities of the DACs and ADCs. If VRA Enable (Reg 20h, bit D0) is 1, the variable sample rate control registers (2Ch, 2Eh, 30h, and 32h) are active, and "on-demand" slot data required transfers are allowed. If the VRA bit is 0, the DACs and ADCs will operate at the default 48 KHz data rate.

The STAC9758/9759 supports "on-demand" slot request flags. These flags are passed from the CODEC to the AC'97 controller in every audio input frame. Each time a slot request flag is set (active low) in a given audio frame, the controller will pass the next PCM sample for the corresponding slot in the audio frame that immediately follows. The VRA Enable bit must be set to 1 to enable "on-demand" data transfers. If the VRA Enable bit is not set, the CODEC will default to 48KHz trans-

fers and every audio frame will include an active slot request flag. Data is transferred every frame in this case.

For variable sample rate output, the CODEC examines its sample rate control registers, the state of the FIFOs, and the incoming SDATA\_OUT tag bits at the beginning of each audio output frame to determine which SLOTREQ bits to set active (low). SLOTREQ bits are asserted during the current audio input frame for active output slots which will require data in the next audio output frame.

For variable sample rate input, the tag bit for each input slot indicates whether valid data is present or not. Thus, even in variable sample rate mode, the CODEC is always the master: for SDATA\_IN (CODEC to Controller), and the CODEC sets the TAG bit. For SDATA\_OUT (Controller to CODEC), the CODEC sets the SLOTREQ bit and then checks for the TAG bit in the next frame. Whenever VRA is set to 0 the PCM rate registers (2Ch, 2Eh, 30h, and 32h) are overwritten with BB80h (48KHz).

#### 8.2.21.2. SPDIF Output

The SPDIF bit in the Extended Audio Status Control Register is used to enable and disable the SPDIF output functionality within the STAC9758/9759. If the SPDIF Output bit is set to a 1, then the SPDIF Output function is enabled.

#### 8.2.21.3. SPCV (SPDIF Output Configuration Valid)

The SPCV bit is read-only and indicates whether or not the SPDIF Output system is set up correctly. When SPCV is 0, it indicates the system configuration is invalid. When SPCV is 1, it indicates the system configuration is valid.

#### 8.2.21.4. SPSA1, SPSA0 (SPDIF Output Slot Assignment)

SPSA1 and SPSA0 combine to provide the slot assignments for the SPDIF output data. STAC9758/ 9759 is AMAP compliant as per the following table.

	AMAP Defa	aults			
CODEC ID	Function	DAC1	DAC2	DAC3	SPDIF
ALL	6-ch Primary w/ SPDIF	3&4	7 & 8	6&9	10 & 11

#### Table 19. AMAP Compliant

#### 8.3. PCM DAC Rate Registers

The internal sample rate for the DACs and ADCs are controlled by the value in these read/write registers. Each register contains a 16-bit unsigned value between 0 and 65535 which represents the conversion rate in Hz.

In VRA mode (Reg 2Ah Bit D0 = 1), if the value written to these registers is supported, that value will be echoed back when read, otherwise the closest (higher in the case of a tie) sample rate is supported and returned. Per PC 99 / PC 2001 specification, independent sample rates are supported for record and playback.

Whenever VRA is set to 0, all PCM DAC and ADC rate registers will be loaded with BB80h (48KHz).

If VRA is set to a 0, any write to this address will be ignored and the rate remains at 48KHz.

#### Table 20. Hardware Supported Sample Rates

Sample Rate	SR15-SR0 Value
8.000 KHz	1F40h
11.025 KHz	2B11h
16.000 KHz	3E80h
22.050 KHz	5622h
32.000 KHz	7D00h
44.100 KHz	AC44h
48.000 KHz	BB80h

#### 8.3.1. PCM DAC Rate (2Ch)

Controls DAC-A (Front) and DAC-CL (Center) Default: BB80h ( see table20: page 77 )

D15	D14	D13	D12	D11	D10	D9	D8
SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8
D7	D6	D5	D4	D3	D2	D1	D0

#### 8.3.2. PCM Surround DAC Rate (2Eh)

Controls DAC-B (Surround)

Default: BB80h (see table20: page 77)

D15	D14	D13	D12	D11	D10	D9	D8
SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8
D7	D6	D5	D4	D3	D2	D1	D0
		20		05	UZ		00

#### 8.3.3. PCM LFE DAC Rate (30h)

Controls DAC-CR (LFE)

Default: BB80h (see table20: page 77)

D15	D14	D13	D12	D11	D10	D9	D8
SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8
D7	D6	D5	D4	D3	D2	D1	D0

## 8.3.4. PCM LR ADC Rate (32h)

Default: BB80h ( see table20: page 77 )

D15	D14	D13	D12	D11	D10	D9	D8
SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8
D7	D6	D5	D4	D3	D2	D1	D0

#### 8.3.5. Center/LFE Volume (36h)

Default: 8080h

D15	D14	D13	D12	D11	D10	D9	D8
MUTE	RESERVED	LFE5	LFE4	LFE3	LFE2	LFE1	LFE0
D7	D6	D5	D4	D3	D2	D1	D0

Bit(s)	Reset Value	R/W	Name	Description
15	1	RW	MUTE	0 = LFE not muted 1 = LFE muted
14	0	RO	RESERVED	Bit not used, should read back 0
13	0	WO	LFE5	If a 1 is written to this bit, then LFE<4:0> is loaded with 11111b. This bit always reads 0.
12:8	0	RW	LFE[4:0]	00h = 00000b = 0.0 dB attenuation 01h = 00001b = -1.5 dB attenuation  1Fh = 11111b = -46.5 dB attenuation
7	1	RW	MUTE	0 = CENTER not muted 1 = CENTER muted
6	0	RO	RESERVED	Bit not used, should read back 0
5	0	WO	CNT5	If a 1 is written to this bit, then CNT<4:0> is loaded with 11111b. This bit always reads 0.
4:0	0	RW	CNT[4:0]	00h = 00000b = 0.0 dB attenuation 01h = 00001b = -1.5 dB attenuation  1Fh = 11111b = -46.5 dB attenuation

#### 8.3.6. Surround Volume (38h)

Default: 8080h

D15	D14	D13	D12	D11	D10	D9	D8
MUTE	RESERVED	LSR5	LSR4	LSR3	LSR2	LSR1	LSR0
D7	D6	D5	D4	D3	D2	D1	D0
MUTE	RESERVED	RSR5	RSR4	RSR3	RSR2	RSR1	RSR0

STAC9758/9759

PC AUDIO

PC AUDIO

Bit(s)	Reset Value	R/W	Name	Description					
15	1	RW	MUTE	0 = Left Surround not muted 1 = Left Surround muted					
14	0	RO	O RESERVED Bit not used, should read back 0						
13	0	WO	LSR5	If a 1 is written to this bit, then LSR<4:0> is loaded with 11111b. This bit always reads 0.					
12:8	0	RW	LSR[4:0]	$\begin{array}{llllllllllllllllllllllllllllllllllll$					
7	1	RW	MUTE	0 = Right Surround not muted 1 = Right Surround muted					
6	0	RO	RESERVED	Bit not used, should read back 0					
5	0	wo	RSR5	If a 1 is written to this bit, then RSR<4:0> is loaded with 11111b. This bit always reads 0.					
4:0	0	RW	RSR[4:0]	00h = 00000b = 0.0 dB attenuation 01h = 00001b = -1.5 dB attenuation  1Fh = 11111b = -46.5 dB attenuation					

#### 8.3.7. SPDIF Control (3Ah)

Default: 2000h

D15	D14	D13	D12	D11	D10	D9	D8
V	DRS	SPSR1	SPSR2	L	CC6	CC5	CC4
D7	D6	D5	D4	D3	D2	D1	D0
BI	00	5	70	05	DZ		DU

79

Bit(s)	Reset Value	R/W	Name	Description
15	0	RW	V	Validity: This bit affects the "Validity" flag, bit[28] transmitted in each SPDIF subframe, and enables the SPDIF transmitter to maintain connection during error or mute conditions. Subframe bit[28] = 0 indicates that data is valid for conversion at the receiver, 1 indicates invalid data (not suitable for conversion at the receiver). If "V" = 1, then each SPDIF subframe (Left & Right) should have bit[28] "Validity" flag = 1 or set based on the assertion or de-assertion of the AC '97 "VFORCE" bit within the Extended Audio Status and Control Register (D15, register 2Ah).
14	0	RW	DRS	Double Rate SPDIF 0 = not enabled 1 = enables SPDIF Sample Rates of 64 KHz, 88.2 KHz, and 96 KHz When DRS is enabled, the SPDIF transmitter uses AC-Link slots 3&4 plus the slot pair specified in the SPSA bits (Reg 2A, Bits D5:D4) to supply data at Fs=64KHz, 88.2KHz or 96KHz. A total of four slots are used for a stereo pair when operating in this mode. The first stereo pair to be played is contained in slots 3&4, and the second pair is contained in the slots specified by the SPSA bits. The SPCV bit must indicate a valid configuration. The STAC9758/9759 automatically determines the correct channel status bits for Fs from DRS and SPSR and inserts them as necessary. The Controller or Driver should perform write followed by read to determine if DRS is supported.
13:12	10	RW	SPSR[1,0]	SPDIF and ADAT Sample Rate: 00 - 44.1KHz Rate 01 - Reserved 10 - 48KHz Rate (default) 11 - 32KHz Rate When DRS (D14 is set), SPDIF (but not ADAT) will operate at: 00 - 88.2KHz 01 - Reserved 10 - 96 KHz (default) 11 - 64KHz
11	0	RW	L	Generation Level is defined by the IEC standard, or as appropriate.
10:4	0	RW	CC[6, 0]	Category Code is defined by the IEC standard or as appropriate by media.
3	0	RW	PRE	0 = 0 μsec Pre-emphasis 1 = Pre-emphasis is 50/15 μsec
2	0	RW	COPY	0 = Copyright not asserted 1 = Copyright is asserted
1	0	RW	/AUDIO	0 = PCM data 1 = Non-Audio or non-PCM format
0	0	RW	PRO	0 = Consumer use of the channel 1 = Professional use of the channel

## 8.4. General Purpose Input & Outputs

#### 8.4.1. EAPD

EAPD can act as a GPIO, but is unaffected by the following registers. To use EAPD as a GPIO, use Register 74h, the EAPD Access Register located in Section 8.6.19: page102. Additional information about EAPD can also be found in Section 8.2.19.3: page71.

#### 8.4.2. GPIO Pin Definitions

GPIO pins are programmable to have input/output functionality. The data values (status) for these pins are all in one register with input/output configuration in a separate register. Control of GPIO pins configured for output is achieved by setting the corresponding bit in output slot 12; status of GPIO pins configured for input is returned on input slot 12. The CODEC must constantly set the GPIO pins that are configured for output, based upon the value of the corresponding bit position of the control slot 12. The CODEC should ignore output slot 12 bits that correspond to GPIO control pins configured as inputs. The CODEC must constantly update status on input slot 12, based upon the logic level detected at each GPIO pin configured for input. A GPIO output pin value that is written via slot 12 in the current frame won't affect the GPIO status that is returned in that particular write frame.

This slot 12-based control/status protocol minimizes the latency and complexity, especially for host-based Controllers and host data pump software, and provides high speed monitoring and control, above what could be achieved with command/status slots. For host-based implementations, most AC'97 registers can be shadowed by the driver in order to provide immediate response when read by the processor, and GPIO pins configured as inputs should be capable of triggering an interrupt upon a change of status.

The AC-Link request for GPIO pin status is always delayed by at least one frame time. Read-Modify-Writes across the AC-Link will thus incur latency issues and must be accounted for by the software driver or AC'97 Digital Controller firmware. PCI retries should be kept to a minimum wherever possible.

#### 8.4.3. GPIO Pin Implementation

The GPIOs are set to a high impedance state on power-on or a cold reset. It is up to the AC'97 Digital Controller to first enable the output after setting it to the desired state. GPIO0 and GPIO1 are on pins 33 and 34 (respectively) and are powered from the analog supply. When using these pins in an application, care must be taken to reduce the risk of injecting noise into the analog section. Also, GPIO0 and GPIO1 will not be available when the analog supply is removed.

IDT™

## 8.4.4. Extended Modem Status and Control Register (3Eh)

Default: 0100h

D15	D14	D13	D12	D11	D10	D9	D8		
			RESERVED				PRA		
D7	D6	D5	D4	D3	D2	D1	D0		
	RESERVED GPIO								
Bit(s)	Bit(s) Reset Value R/W Name Description								
15:9	0	RO	RO RESERVED Bit not used, should read back 0						
8	1	RW	PRA		vered up / enab vered down / di				
7:1	0	RO	RESERVED	Bit not used,	should read bac	ck 0			
0	0	RO	GPIO	0 = GPIO not ready (powered down)					

### 8.4.5. GPIO Pin Configuration Register (4Ch)

Default: 000Fh

D15	D14	D13	D12	D11	D10	D9	D8				
	RESERVED										
D7	D6	D5	D4	D3	D2	D1	D0				
	RESE	RVED		GC3 (GPIO3)	GC2 (GPIO2)	GC1 (GPIO1)	GC0 (GPIO0)				
Bit(s)	Reset Value	R/W	Name		Descr	iption					
15:4	0	RO	RESERVED	Bit not used, s	hould read bac	k 0					
3	1	RW	GC3		nfigured as out						
2	1	RW	GC2		nfigured as out						
1	1	RW	GC1	0 = GPIO1 configured as output 1 = GPIO1 configured as input							
0	1	RW	GC0		nfigured as out nfigured as inpu						

# 8.4.6. GPIO Pin Polarity/Type Register (4Eh)

Default: FFFFh

D15	D14	D13 D1		D12	D11	D10	D9	D8	
				RESE	RVED				
D7	D6		D5	D4	D3	D2	D1	D0	
	RE	SERVE	D		GP3 (GPIO3)	GP2 (GPIO2)	GP1 (GPIO1)	GP0 (GPIO0)	
Bit(s)	Reset Value	R/W	Name			Descriptio	on		
15:4	FFFh	RO	RESERVED	Bit not u	used, should re	ead back 0			
3	1	RW	GP3			rity Inverted, Cl rity Non-inverte			
2	1	RW	GP2			rity Inverted, Cl rity Non-inverte			
1	1	RW	GP1		0 = GPIO1 Input Polarity Inverted, CMOS output drive. 1 = GPIO1 Input Polarity Non-inverted, Open-Drain output drive.				
0	1	RW	GP0			rity Inverted, Cl rity Non-inverte			

#### 8.4.7. GPIO Pin Sticky Register (50h)

Default: 0000h

D15	D14	D13 D12		12	D11	D10	D9	D8		
	RESERVED									
D7	D6		D5 D	)4	D3	D2	D1	D0		
	RE	SERVE	D		GS3 (GPIO3)	GS2 (GPIO2)	GS1 (GPIO1)	GS0 (GPIO0)		
Bit(s)	Reset Value	R/W	Name			Descripti	on			
15:4	0	RO	RESERVED	Bit not	used, should r	read back 0				
3	0	RW	GS3		PIO3 Non-stick PIO3 Sticky cor	y configuration nfiguration.				
2	0	RW	GS2		PIO2 Non-stick PIO2 Sticky cor	y configuration nfiguration.				
1	0	RW	GS1		0 = GPIO1 Non-sticky configuration. 1 = GPIO1 Sticky configuration.					
0	0	RW	GS0		PIO0 Non-stick PIO0 Sticky cor	y configuration nfiguration.				

# 8.4.8. GPIO Pin Mask Register (52h)

Default: 0000h

D15	D14	0	D13 D12		D11	D10	D9	D8	
RESERVED									
D7	D6		D5 D4		D3	D2	D1	D0	
	RES	SERVED			GW3 (GPIO3)	GW2 (GPIO2)	GW1 (GPIO1)	GW0 (GPIO0)	
Bit(s)	Reset Value	R/W	Name	Description					
15:4	0	RO	RESERVED	Bit n	ot used, should	d read back 0			
3	0	RW	GW3			t not passed to t is passed to (			
2	0	RW	GW2			t not passed to t is passed to (			
1	0	RW	GW1		0 = GPIO1 interrupt not passed to GPIO_INT slot 12. 1 = GPIO1 interrupt is passed to GPIO_INT slot 12.				
0	0	RW	GW0			t not passed to t is passed to (			

# 8.4.9. GPIO Pin Status Register (54h)

Default: 0000h

D15	D14		D13 D12 D11			D10	D9	D8		
				RESE	RVED					
D7	D6		D5 [	04	D3	D2	D1	D0		
	RE	SERVE	D		GI3 (GPIO3)	GI2 (GPIO2)	GI1 (GPIO1)	GI0 (GPIO0)		
Bit(s)	Reset Value	R/W	Name			Descripti	on			
15:4	0	RO	RESERVED	Bit not	used, should i	read back 0				
3	х	RW	GI3	writing	reads back value on GPIO3. writing 0 will clear GPIO3 sticky bit if set and enabled. writing 1 does nothing.					
2	х	RW	GI2	writing	back value on 0 will clear GF 1 does nothin	PIO2 sticky bit	if set and enab	led.		
1	х	RW	GI1	writing	reads back value on GPIO1. writing 0 will clear GPIO1 sticky bit if set and enabled. writing 1 does nothing.					
0	х	RW	GIO	writing	back value on 0 will clear GF 1 does nothin	PIO0 sticky bit	if set and enab	led.		

## 8.5. Extended CODEC Registers Page Structure Definition

Registers 60h-68h are the Extended CODEC Registers. These registers allow for the definition of further capabilities. These bits provide a paged address space for extended CODEC information. The Page Selector bits in the Audio Interrupt and Paging register (Register 24h bits 3:0) control the page of information viewed through this page window.

#### 8.5.1. Extended Registers Page 00

Page 00 of the Extended CODEC Registers is reserved for vendor specific use. Driver writers should not access these registers unless the Vendor ID register has been checked first to ensure that the vendor of the AC '97 component has been identified and the usage of the vendor defined registers understood.

#### 8.5.2. Extended Registers Page 01

The usage of Page 01 of the Extended CODEC Registers is defined in Register 24h found in Section 8.2.18: page 68.

#### 8.5.3. Extended Registers Page 02, 03

Pages 02 and 03 of the Extended CODEC Registers are reserved for future use.

## 8.6. STAC9758/9759 Paging Registers

The AC'97 Specification Rev 2.3 uses a paging mechanism in order to increase the number of registers. The registers currently used in the paging are 60h to 6Eh. Additional information about the Extended CODEC Registers, please refer to Section 8.5: page85.

One of two pages can be made active at any time, set in Register 24h. Register 24h is the Audio Interrupt and Paging Register. Additional details about Register 24h is located in Section 8.2.18: page68.

- If page 00h is active, registers 60h to 6Eh are Vendor Specific.
- If page 01h is active, registers 60h to 6Eh have the following functionality:

Reg	NAME	FUNCTION	Location		
60h	CODEC Class/Revision	Provides the CODEC Class and a Vendor specified revision identifier.	8.6.2: page86		
62h	PCI SVID	Allows for population by the system BIOS to identify the PCI Sub System Vendor ID.	8.6.4: page88		
64h	PCI SSID	Allows for population by the system BIOS to identify the PCI Sub System ID.			
66h	Function Select	Provides the type of audio function being selected and which jack conductor the selected value is measured from.	8.6.8: page91		
68h	Function Information	Includes information about Gain, Inversion, Buffer delays, Information Validity, and Function Information presence.	8.6.10: page93		
6Ah	Sense Register	Includes information about the connector/jack location, Input verses Output sensing, the Order of the sense results, and the specifc sense results.	8.6.12: page96		

PC AUDIO

Reg	NAME	FUNCTION	Location
6Ch	DAC SIOT Maddind	Allows the controlling software to modify the default slot to the DAC mappings.	8.6.14: page97
6Eh	ADC Slot Mapping	Allows the controlling software to modify the default slot to the ADC mappings.	8.6.16: page100

#### 8.6.1. SPDIF\_In Status 1 Register (60h, Page 00h)

Register 24h must be set to Page 00h to access this register. Default:0000h

Doradi							
D15	D14	D13	D12	D11	D10	D9	D8
LVL	CC6	CC5	CC4	CC3	CC2	CC1	CC0
D7	D6	D5	D4	D3	D2	D1	D0
MODE1	MODE0	PRE2	PRE1	PRE0	CPY	/AUD	PRO

First of 2 registers that echo the status bits taken from the SPDIF input stream header. All bits relate directly to the defined header bits for IEC60958. No translation or inversion necessary.

Bit(s)	Reset Value	R/W	Name	Description		
15	0	RO	LVL	Generation level		
14:8	0	RO	CC<6:0>	Category Code IEC spec "The category code indicates the kind of equipment that generates the digital audio interface signal."		
7:6	0	RO	Mode<1:0>	Mode		
5:3	0	RO	PRE<2:0>	Pre emphesis		
2	0	RO	CPY	COPY		
1	0	RO	/AUD	Non PCM / PCM 0 = PCM data 1 = non PCM (AC3). If SPDIF is routed to DAC-B, this will mute DAC-B.		
0	0	RO	PRO	Professional / consumer 0 = consumer 1 = professional		

#### 8.6.2. CODEC Class/Rev (60h Page 01h)

Register 24h must be set to Page 01h to access this register. Default: 18xxh

D15	D14	D13	D12	D11	D10	D9	D8
	RESERVED		CL4	CL3	CL2	CL1	CL0
D7	D6	D5	D4	D3	D2	D1	D0
RV7	RV6	RV5	RV4	RV3	RV2	RV1	RV0

PC AUDIO

Bit(s)	Reset Value	R/W	Name	Description
15:13	0	RO	RESERVED	RESERVED-NOT DEFINED
12:8	*	RO	CL4:CL0	CODEC Compatibility Class (RO) This is a CODEC vendor specific field to define software compatibility for the CODEC. Software read this field together with CODEC vendor ID (reg 7C-7Eh) to determine vendor specific programming interface compatibility. Software can rely on vendor specific register behavior to be compatible among vendor CODECs of the same class. 00h - Field not implemented. 01h-1Fh - Vendor specific compatibility class code
7:0	**	RO	RV7:RV0	Revision ID: (RO) This register specifies a device specific revision identifier. The value is chosen by the vendor. Zero is an acceptable value. This field should be viewed as a vendor defined extension to the CODEC ID. This number changes with new CODEC stepping of the same CODEC ID.

#### 8.6.3. SPDIF\_In Status 2 Register (62h, Page 00h)

Register 24h must be set to Page 00h to access this register. Second of two registers that echo the status bits from the SDATA\_IN header.

Default: 0000h

D15	D14	D13	D12	D11	D10	D9	D8
SP_VAL	RESERVED	CA1	CA0	FS3	FS2	FS1	FS0
D7	D6	D5	D4	D3	D2	D1	D0
CN3	CN2	CN1	CN0	SN3	SN2	SN1	SN0

Bit(s)	Reset Value	R/W	Name	Description
15	0	RO	SP_VAL	0 = SPDIF Valid 1 = SPDIF Invalid Validity: This bit affects the "Validity" flag, bit[28] transmitted in each SPDIF subframe, and enables the SPDIF transmitter to maintain connection during error or mute conditions. Subframe bit[28] = 0 indicates that data is valid for conversion at the receiver, 1 indicates invalid data (not suitable for conversion at the receiver). If either SPDIF subframe bit[28] validity flag = 1, then this field is set to invalid, equal 1.
14	0	RO	RESERVED	Bit not used, should read back 0
13:12	00	RO	CA<1:0>	Clock accuracy 00 = Level II 01 = Level I 10 = Level III 11 = Reserved
11:8	0000	RO	FS<3:0>	Sample Rate 0000 = 44.1 KHz 0100 = 48 KHz 1100 = 32 KHz All other combinations are reserved and shall not be used until further defined (IEC spec).

PC AUDIO

Bit(s)	Reset Value	R/W	Name	Description
7:4	0	RO	CN<3:0>	Channel Number (audio channel) 0000 = do not take into account 1000 = A (left channel for stereo channel format) 0100 = B (right channel for stereo channel format) 1100 = C 
3:0	0	RO	SN<3:0>	Source Number 0000 = do not take into account 1000 = 1 0100 = 2 1100 = 3  1111 = 15

#### 8.6.4. PCI SVID (62h Page 01h)

Register 24h must be set to Page 01h to access this register. Default: FFFFh

D1	D15 D14		D13	D12	D11	D10	D9	D8	
PV	115	PV	114	PVI13	PVI12	PVI11	PVI10	PVI9	PVI8
D	7	D	6	D5	D4	D3	D2	D1	D0
PV	PVI7 I		′l6	PVI5	PVI4	PVI3	PVI2	PVI1	PVI0
Bit(s)	Bit(s) Reset Value		R/W	Name	Description				
15:0			RW		PCI Sub System This field provides Assembly Vendor the CODEC vend If data is not ava	s the PCI Sub S r (i.e., CNR mar lor PCI Vendor I	nufacturer, Moth	erboard Vendo	r). This is NOT

# 8.6.5. Universal Jack<sup>TM</sup> Output Select (64h, Page 00h)

Register 24h must be set to Page 00h to access this register. Default: D794h

D	15	D	14	I	D13	D12	D11	D10	D9	D8	
CS	SEN	С	S1	(	CS0	RSEN	RS1	RS0	FSEN	FS1	
D	07	0	06		D5	D4	D3	D2	D1	D0	
F	S0	LSEN		l	_S1	LS0	MSEN	MS1	MS0	RESERVED	
Bit(s)	Reset	R/W	Nam	ne	Description						
15	1	RW	CSE	N	Pin 43/4	Pin 43/44 output enable (0 = pad powered down)					
14:13	10	RW	CS[1	:0]	Pins 43/44 ("Center/LFE" in default 6ch mode)           00 = Front (DAC-A)Volume = 0x04         01 = Rear (DAC-B)Volume = 0x38           10 = CTR/LFE (DAC-C)Volume = 0x36         11 = Mixer OutVolume = 0x08						
12	1	RW	RSE	N	Pin 39/4	1 output enable	Э				

Bit(s)	Reset	R/W	Name	Descripti	on
11:10	01	RW	RS[1:0]	Pins 39/41 ("Rear" in 6ch default mode ) 00 = Front (DAC-A)Volume = 0x04 10 = CTR/LFE (DAC-C)Volume = 0x36	01 = Rear (DAC-B)Volume = 0x38 11 = Mixer OutVolume = 0x02
9	1	RW	FSEN	Pin 35/36 output enable (0 = pad powered d	lown)
8:7	11	RW	FS[1:0]	Line_Out = Pins 35/36 00 = Front (DAC-A)Volume = 0x04 10 = CTR/LFE (DAC-C)Volume = 0x36	01 = Rear (DAC-B)Volume = 0x38 11 = Mixer OutVolume = 0x02
6	0	RW	LSEN	Pin 23/24 output enable	
5:4	01	RW	LS[1:0]	Line-In = Pins 23/24 00 = Front (DAC-A)Volume = 0x04 10 = CTR/LFE (DAC-C)Volume = 0x36	01 = Rear (DAC-B)Volume = 0x38 11 = Mixer OutVolume = 0x02
3	0	RW	MSEN	Pin21/22 output enable (0 = pad powered do	own)
2:1	10	RW	MS{1:0]	Mic = Pins 21/22 00 = Front (DAC-A)Volume = 0x04 10 = CTR/LFE (DAC-C)Volume = 0x36	01 = Rear (DAC-B)Volume = 0x38 11 = Mixer OutVolume = 0x02
0	0	RO	RESERVED	Bit not used, should read back 0	

Each output capable pin can have 4 sources: DAC-A, DAC-B, DAC-C, and Mixer Out. Each may be disabled/high-Z for use as an input. The 3 select bits work as follows:

xSEN	xS1	xS0	Resource	Volume Control Register
1	0	0	Front (DAC-A)	0x04
1	0	1	Rear (DAC-B)	0x38
1	1	0	CTR/LFE (DAC-C)	0x36
1	1	1	MIXER OUT	0x02
0	Х	х	DISABLED	

#### 8.6.6. PCI SSID (64h Page 01h)

Register 24h must be set to Page 01h to access this register. Default: FFFFh

D1	15	D	14	D13		D12	D11	D10	D9	D8
Pl	15	PI	14	PI13		PI12	PI11	PI10	PI9	PI8
D	7	D	6	D5		D4	D3	D2	D1	D0
PI	PI7 PI6 PI5			PI4	PI3	Pl2	PI1	PI0		
Bit(s)	Reset	Value	R/W	Name	Description					
15:0       FFFFh       RW       PI15:PVI0       PCI: This field provides the PCI Sub System ID of the Audio or Modem Sub Assembly (i.e., CNR Model, Motherboard SKU). This is NOT the CODE vendor PCI ID, nor the AC '97 controller PCI ID. Information in this field be available for AC '97 controller reads when CODEC ready is asserted AC link. If data is not available, returns FFFFh.							the CODEC this field must			

# 8.6.7. Universal Jack<sup>TM</sup> Input Select (66h, Page 00h)

Register 24h must be set to Page 00h to access this register. Default: 0201h

D15 D14 D13		D12	D11	D10	D9	D8			
			RESERVE	D		LI2	LI1	LIO	
D	7 D	6	D5	D4	D3	D2	D1	D0	
			RESERVE	D		MI2	MI1	MIO	
Bit(s)	Reset Value	R/W	Name			Description			
15:11	0	RO	RESERVED	Bit not used, she	ould read bacl	< 0			
10:8	010	RW	LI[2:0]	Line Input Selector Determines which pair of input pins is routed to the input of the Line In section $00h = 000b = Pins 16 \& 17$ MIC2_L, MIC2_R $01h = 001b = Pins 21 \& 22$ MIC1_L, MIC1_R $02h = 010b = Pins 23 \& 24$ LINE_IN_L, LINE_IN_R $03h = 011b = Pins 35 \& 36$ FRONT_L, FRONT_R $04h = 100b = Pins 39 \& 41$ SURR_L, SURR_R 05h = 101b = Pins 43 & 44 CTR, LFE 06h = 110b = MUTE 07h = 111b = MUTE					
7:3	0	RO	RESERVED	Bit not used, she	ould read bacl	< 0			
2:0	001	RW	MI[2:0]	Microphone Inpu Determines white Preamp 00h = 000b = Pi 01h = 001b = Pi 02h = 010b = Pi 03h = 011b = Pi 04h = 100b = Pi 05h = 101b = Pi 06h = 110b = M 07h = 111b = M	ch pair of input ns 16 & 17 ns 21 & 22 ins 23 & 24 ns 35 & 36 ins 39 & 41 ins 43 & 44 UTE	t pins is routed to MIC2_L, MIC MIC1_L, MIC LINE_IN_L, FRONT_L, F SURR_L, SU CTR, LFE	22_R 21_R LINE_IN_R ;RONT_R	ne Microphone	

# 8.6.8. Function Select (66h Page 01h)

Register 24h must be set to Page 01h to access this register. Default: 0000h

D	15 D14	4	D13	D12	D11	D10	D9	D8
				RES	ERVED			
C	D7 D6		D5	D4	D3	D2	D1	D0
	RESEF	RVED		FC3	FC2	FC1	FC0	T/R
Bit(s)	Reset Source	R/W	Reset Value	Name		Descri	ption	
15-5	n/a	RO	0	RESERVED	Bit not used, sh	nould read back	< 0	
4-1	Reset	RW	00h	FC3:FC0	Function Code 00h - Line Out 01h - Head Phi 02h - DAC 3 (C 03h - SPDIF or 04h - Phone In 05h - Mic1 (Mic 06h - Mic2 (Mic 07h - Line In 08h - CD In 08h - CD In 08h - CD In 08h - Aux In 08h - Aux In 08h - Aux In 08h - Mono Out 0Ch - SPDIF in 0Dh - VREF OI 0E-0Fh - Rese For supported A Table22: page read Register 6 (Page01h). Mono I/O shoul information on is true for the fo 0Bh (Mono Out Setting the fund a 0 when acces register 68h bit	(Master Out) one Out (AUX ( /LFE) ut select =0) select =1) t Jack and Mic S 96. The Function 88h (Page 01h) d report relevan Tip, and report blowing Function t) and 0Eh (SP) ction code to un ssing the Inform	ense Functions on Code Bits a and Register 6 nt sense and fu not supported on codes: DIF Out) nsupported valu	re used to SAh unction on Ring. This ues will return
0	Reset	R/W	0	T/R	Tip or Ring sele the sense value the correspond the I/O number 0 - Tip (Left) 1 - Ring (Right)	e is measured f ing the Ring/Tij in bits FC[3:0].	rom. Software	will program

# 8.6.9. I/O Misc. (68h, Page 00h)

Register 24h must be set to Page 00h to access this register. Default: 2001h

D	15	D	14	D13		D12	D11	D10	D9	D8	
	KCHK	SPI	S A1			PI_SELEN1	SPI_SELEN0	VI	AMute	HP3dB	
D	07		6	D5		D4	D3	D2	D1	D0	
P48	8 MO	P47	′ M1	P47 M0		DCS	DBS	DAS	HP SELEN1	HP SELEN0	
Bit(s)	Reset	Value	R/W	Name				Description	on		
15	0	)	RW	NOBLKCHK	This is needed primarily for testing so short blocks can be sent to result in quicker PLL_LOCKED assertion.						
14:13	0.	1	RW	SPISA<1:0>		SPDIF_IN slot select           00 = Slots 3/4         01 = Slots 7/8           10 = Slots 6/9         11 = Slots 10/11					
12:11	00	D	RW	SPI SELEN <1:	PI SELEN <1:0> SPDIF_IN Select and Enable 00 = SPDIF Input powered down 01 = SPDIF Input to AC LINK 10 = SPDIF Input to DAC 2 11 = SPDIF Input to both ACLINK and DAC 2						
10	0 RW VI 0 = Respond to SPDIF_IN valid tag 1 = Ignore SPDIF_IN valid tag										
9	0		RW	AMUTE Disab	le		ute when SPDIF ute disabled.	stream ma	rked non PCM		
8	0	1	RW	HP3dB		HEADPHO 0 = 3dB off 1 = 3dB on					
7	0	)	RW	P48 M0		Pin 48 cont 0 = SPDIF		1 = A	DAT OUT		
6:5	0(	0	RW	P47 M1:M0		Pin 47 configuration 00 = EAPD output/GPIO 01 = No Function 10 = SPDIF Input (special buffer for low level signals) 11 = SPDIF Input (standard input for high level signals)					
4	0		RW	DCS		DAC-C channel Swap       0 = Normal operation       1 = Center and LFE swapped					
3	0		RW	DBS		DAC-B cha 0 = Normal		1 = L	eft and Right sw	apped	

Bit(s)	Reset Value	R/W	Name	Description
2	0	RW	DAS	DAC-A channel Swap 0 = Normal operation 1 = Left and Right swapped
1:0	01	RW	HP SELEN <1:0>	Headphone Select and Enable 00b: Pins 35/36 = LINE_OUT Pins 39/41 = LINE_OUT 01b: Pins 35/36 = HEADPHONE_OUT Pins 39/41 = LINE_OUT 10b: Pins 35/36 = LINE_OUT Pins 39/41 = HEADPHONE_OUT 11b: Reserved (undefined, writing this will set it to 00)

#### 8.6.10. Function Information (68h Page 01h)

Register 24h must be set to Page 01h to access this register. Default: 0010h

D15	D14	D13	D12	D11	D10	D9	D8
G4	G3	G2	G1	G0	INV	DL4	DL3
D7	D6	D5	D4	D3	D2	D1	D0
DL2	DL1	DL0	IV		FIP		

			1	
Bit(s)	R/W	Reset Value	Name	Description
15	RW	see table	G4	Gain Sign Bit: The CODEC updates this bit with the sign of the gain value present in G[3:0]. The BIOS updates this to take into consideration external amplifiers or other external logic when relevant. G[4] indicates whether the value is a gain or attenuation.
14:11	RW	see table	G3:G0	Gain Bits: The CODEC updates these bits with the gain value (db relative to level-out) in 1.5dBV increments. The BIOS updates these to take into consideration external amplifiers or other external logic when relevant. G[0:3] indicates the magnitude of the gain. G[4] indicates whether the value is a gain or attenuation. For Gain/Attenuation settings, see Table 21: page94. These bits are read/write and do not reset on RESET#.
10	RW	see table	INV	Inversion bit: Indicates that the CODEC presents a 180 degree phase shift to the signal. 0 - No inversion reported 1 - Inverted This bit is read/write and do not reset on RESET#. BIOS should invert for each inverting gain stage.

Bit(s)	R/W	Reset Value	Name	Description
9:5	RW	see table	DL4:DL0	Buffer delays: CODEC will provide a delay measurement for the input and output channels. Software will use this value to accurately calculate audio stream position with respect to what is been reproduced or recorded. These values are in 20.83 microsecond (1/48000 second) units. For output channels, this timing is from the end of AC-Link frame in which the sample is provided, until the time the analog signal appears at the output pin. For input streams, this is from when the analog signal is presented at the pin until the representative sample is provided on the AC-Link. The measurement is a typical measurement, at a 48KHz sample rate, with minimal in-CODEC processing (i.e., 3D effects are turned off.) 00h - Information not provided 01h1Eh - Buffer delay in 20.83 µsec units 1Fh - reserved These bits are read/write and do not reset on RESET#. The default value is the delay internal to the CODEC. The BIOS may add to this value the known delays external to the CODEC, such as for an external amplifier.
4	RW	see table	IV	Information Valid Bit: Indicates whether a sensing method is provided by the CODEC and if information field is valid. This field is updated by the CODEC. OhAfter CODEC RESET# de-assertion, it indicates the CODEC does NOT provides sensing logic and this bit will be Read Only. After a sense cycle is completed indicates that no information is provided on the sensing method. 1hAfter CODEC RESET# de-assertion, it indicates the CODEC provides sensing logic for this I/O and this bit is Read/Write. After clearing this bit by writing 1, when a sense cycle is completed the assertion of this bit indicates that there is valid information in the remaining descriptor bits. Writing 0 to this bit has no effect. BIOS should NOT write this bit, as it is reset on RESET#. See Table 22: page96 for details on usage of this bit.
3:1	0	0	RESERVED	Bit not used, should read back 0
0	RO	see table	FIP	Function Information Present This bit set to 1 indicates that the G[4:0], INV, DL[4:0] (Register 6Ah) are supported and R/W capable. This bit is Read Only.

#### Table 21. Gain or Attenuation Examples

G[4:0]	Gain or Attenuation (dB relative to level-out)					
00000	0 dBV					
00001	1.5 dBV					
01111	24 dBV					
10001	-1.5 dBV					
11111	-24 dBV					

## 8.6.11. Digital Audio Control (6Ah, Page 00h)

To access Register 6Ah, Page 00h must be selected in Register 24h. Default: 0000h

<b>D</b> 1	15 D1	D14 D13		D12	D11	D10	D9	D8		
				RESE	RVED					
D	D7 D6 D5			D4	D3	D2	D1	D0		
		RES	ERVED		HPFOCDIS	SPOR	DO1	RESERVED		
Bit(s)	Reset Value	R/W	Name	Description						
15:	0	RO	RESERVED	Bits not used, should read back 0						
3	0	RW	HPFOCDIS	High Pass Filter Offset Calculation Disable 0 = Calculation enabled. 1 = Calculation disabled.						
2	0	RW	SPOR	Over-ride Regis All bits except S sub-code chang	PDIF sample-ra					
1	0	RW	DO1	<b>SPDIF Digital Output Source Selection:</b> DO1 = 0; PCM data from the AC-Link to SPDIF DO1 = 1; ADC record data to SPDIF						
0	0	RO	RESERVED	Bits not used, s	hould read back	x 0				

This read/write register is used to program the SPDIF output status. In the default state, the PCM data path from AC\_LINK is enabled and the ADC record inputs are disabled. The DO1 bit controls the input source for the PCM to digital output converters.

## 8.6.12. Sense Details (6Ah Page 01h)

Register 24h must be set to Page 01h to access this register. Default: NA

D1	15	D14	D13		D12	D11	D10	D9	D8		
ST	Г2	ST1	ST0		S4	S3	S2	S1	S0		
D	7	D6	D5		D4	D3	D2	D1	D0		
OF	٦1	OR0	SR5		SR4	SR3	SR2	SR1	SR1		
Bit(s)	R/W	Reset Value	Name				Description				
15-13	RW	see table	ST2:ST0	Connector/Jack location bits This field describes the location of the jack in the system. Oh - Rear I/O Panel 1h - Front Panel 2h - Motherboard 3h - Dock/External 4h:6h - Reserved 7h - No Connection/unused I/O These bits are Read/Write.							
12-8	RO		S4:S0	Sensed bits meaning relates to the I/O being sense as output or inputs. Sensed bits (outputs): See Table 22: page96. This field allows for the reporting of the type of output peripheral/device plugged in the jack. Values specified below should be interrogated in conjunction with the SR[5:0] and OR[1:0] bits for accurate reporting. Sensed bits (inputs): See Table 22: page96. This field allows for the reporting of the type of input peripheral/device plugged in the jack. Values specified below should be interrogated in conjunction with the SR[5:0] and OR[1:0] bits for accurate reporting.							
7-6	RO		OR1:0	This field is Read Only.         Order Bits. These bits indicate the order the sense result bits SR[5:0] are using.         00 - 10 <sup>0</sup> (i.e., Ohms)         01 - 10 <sup>1</sup> (i.e., 10 Ohms)         10 - 10 <sup>2</sup> (i.e., 100 Ohms)         11 - 10 <sup>3</sup> (i.e., 1K Ohms)							
5-0	RO		SR5:SR0	These bi		ed to report a v	rendor specific face, ect). This fi				

#### Table 22. Sensed Bits

Reported Value	Input or Output Peripheral/Device
0h	Data not valid. Indicates that the reported value(s) is (are) invalid.
1h	No connection. Indicates that there are no connected devices.
2h-9h	Not used by STAC9758/9759
Ah	Indicates that Sense results are reported as binary values in SR[5:0] and OR[1:0].
Bh-Eh	Reserved
Fh	Not used by STAC9758/9759

#### 8.6.13. Revision Code (6Ch, Page 00h)

To access Register 6Ch, Page 00h must be selected in Register 24h. Default: xxxxh

D	15 D <sup>r</sup>	14	D13	D12	D11	D10	D9	D8
				MINO	RREV			
D	07 D	6	D5	D4	D3	D2	D1	D0
				MAJC	RREV			
Bit(s)	Reset Value	R/W	Name			Description		
15:12	0	RO	RESERVED	Bit not used, she	ould read back	0		
11:8	**	RO	MINORREV	Minor Revision I minor device cha These bits are u all 0 when locke	anges which w n-locked with r	ill not require s	oftware change	es.
7:4	0	RO	RESERVED	Bit not used, she	ould read back	0		
3:0	***	RO	MAJORREV	Major Revision I major device cha		•	•	ted based on

#### 8.6.14. DAC Slot Mapping (6Ch, Page 01h)

To access Register 6Ch, Page 01h must be selected in Register 24h. Default: 3760h

D1	15	D1	4	D13	D12	D11	D10	D9	D8		
FD	03	FD	)2	FD1	FD0	SD3	SD2	SD1	SD0		
D	7	D	6	D5	D4	D3	D2	D1	D0		
CL	D3	CL	D2	CLD1	CLD0	0 RESERVED					
Bit(s)	Reset V	alue	R/W	Name			Description				
15:12			RW	FD[3:0]	DAC-A Slot Map default slots 3&						
11:8			RW	SD[3:0]	DAC-B Slot Map default slots 7&8		1)				
7:4			RW	CLD[3:0]	DAC-C Slot Map	ping (Center/L	FE) default slo	ts 6&9			
3:0	0		RO	RESERVED	RESERVED						

## 8.6.15. Analog Special (6Eh, Page 00h)

To access Register 6Eh, Page 00h must be selected in Register 24h. Default: 1000h

	15	D	14	D13	ſ	D12	D11	D10	D9	D8
	OUTL /L		FOUT ABLE	MonoOut Mux AC9		97MIX	ADC INV	DAC-A INV	DAC-B INV	DAC-CL INV
C	07	0	D6	D5 I		D4	D3	D2	D1	D0
	C-CR NV		TEFIX ABLE	ADCSLT1	LT1 ADCS		HP_APOP DISABLE	MIC GAIN VAL	SPLYOVR EN	SPLYOVR VAL
Bit(s)	Reset \	Value	R/W	Name				Descriptio	on	
15	0		RW	VREFOUTL	VREFOUT voltage adjustment when AVdd = 5V 0 = VREFOUT voltage is 0.50 * AVdd 1 = VREFOUT voltage is 0.81 * AVdd Note: When AVdd = 3.3V, VREFOUT will be 0.46 * AVdd regardless of the setting of this bit. The VREFOUTDISABLE bit will override this setting					
14	0		RW	VREFOUTDISA	BLE	1 = VRE	FOUT voltage FOUT voltage UT goes high 2		is set to 1.	
13	0		RW	MonoOut Mu	IX	Register If register *0 = mix 1 = DAC Because in behav	er 20:D9 = 0: er 2 output C-A output e of the change vior of reg 20 D	ble sources. ixer / 1 = micro in analog arch 15 (POP) this b DAC to mono	itecture and th	
12	1		RW	AC97MIX		input sig 1 = mixe input sig This bit selected The "AL perform combinin the DAC A Stereo	nals, not the E praced contain pals plus the I only has an ef as the record ANALOG" m further proces ng with other F s directly to the	hins a mix of all DAC (ALL ANAI ains a mix of all DAC signal (AC fect when eithe source in Reg bode is used to sing in the digit PCM data, and the output jacks. g will be affecte bit D13)	LOG mode) mono and ster (97 mode) r Stereo Mix or 1Ah. record all anale al domain, incl then route the s	reo analog Mono Mix is og sources, uding signal through
11	0		RW	ADC INV			le bit ADC Dat le bit ADC Dat			
10	0		RW	DAC-A INV	/			a 0/1 not invert a 0/1 is inverte		
9	0		RW	DAC-B INV	/			a 2/3 not invert a 2/3 is inverte		
8	0		RW	DAC-CL IN	V			a 4 not inverted a 4 is inverted	d	

Bit(s)	Reset Value	R/W	Name	Description
7	0	RW	DAC-CR INV	0 = Single bit DAC Data 5 not inverted 1 = Single bit DAC Data 5 is inverted
6	0	RW	MUTEFIX DISABLE	0 = MUTE FIX Enabled 1 = MUTE FIX Disabled When MUTEFIX_DISABLE = 0, a volume setting of 1Fh on either channel of Reg 02h, Reg 04h, Reg 06h, Reg 36h, or Reg 38h will cause a mute on that channel. This is independent of the other channel. When MUTEFIX_DISABLE = 1, a setting of 1F will cause -46.5dB attenuation on the output. With this setting only the mute bit(s) will cause a mute.
5:4	0	RW	ADCSLT1:0	Select slots for ADC data on ACLINK 00 = left slot 3, right slot 4 01 = left slot 7, right slot 8 10 = left slot 6, right slot 9 11 = left slot 10, right slot 11 This bit field is only active when the MV bit (Reg 6Eh, Page 01, Bit0) is zero. If the MV bit is set, then this bit field has no effect, and the alternate ADC slot mapping registers in Reg 6Eh, Page 01 are used instead.
3	0	RW	HP_APOP DISABLE	0 = HP APOP Enabled 1 = HP APOP Disabled
2	0	RW	MIC GAIN VAL	Adds +10dB gain to the selected MIC input. Use in conjunctionwith BOOSTEN (Reg. 0Eh;D6)BOOSTEN MICGAINVAL000101020 dB1120 dB130 dB
1	0	RW	SPLYOVR_EN	Supply Override bit allows override of the supply detect. 0 = no override on supply detect 1 = override supply detect with bit 0
0	0	RW	SPLYOVR_VAL	Supply Override Value provides the analog voltage operation values. 0 = force 3.3 V operation 1 = force 5 V operation

## 8.6.16. ADC Slot Mapping (6Eh, Page 01h)

To access Register 6Eh, Page 01h must be selected in Register 24h. Default: 3000h

D	15 D <sup>2</sup>	4	D13	D12	D11	D10	D9	D8	
LI	LIA3 LIA2 LIA1			LIA0	LIA0 RESERVED				
D	D7 D6 D5			D4	D3	D2	D1	D0	
				RESERVED				MV	
Bit(s)	Reset Value	R/W	Name			Description			
15:12	0011	RW	LIA[3:0]	Mapping of LINE	IN ADC, defa	ult slots 3&4			
11:1	0	RO	RESERVED	Bit not used, sho	ould read back	0			
0	0	RW	MV	Mapping Valid Bit: indicated that the values programmed into page offsets 6Ch and 6Eh are valid.					

### 8.6.17. IDT Reserved (70h)

#### 8.6.18. Various Functions (72h)

Default: 0000h

D	15	D	14	D13	D12	D11	D10	D9	D8		
Line	_CE	MIC	_CE	SPL1	SPL0		SPARE Alter A				
D	7	C	)6	D5	D4	D3	D2	D1	D0		
INT A	POP	SPLIT	MUTE	SIFOVRN	SIPER	DPLL_LOCK	SP_RUN	PR_DAC_A	STMICEN		
Bit(s)	Reset	Value	R/W	Name	Description						
15	C	)	RW	Line_CE	0 = Normal ope 1 = 6dB attenua compatibility.	eration ation to allow 2	Vrms at input p	oin for Consum	er Equipment		
14	C	)	RW	MIC_CE	0 = Normal ope 1 = 6dB attenua compatibility.	eration ation to allow 2	Vrms at input p	oin for Consum	er Equipment		
13:12	C	)	RW	SPL[1:0]	Loss of DPLL L 00 = 4 parity er 01 = 3 parity er 10 = 2 parity er 11 = 1 parity er	rors rors rors					
11:9	(	)	RW	SPARE	SPARE						
8	C	)	RW	Alter Antipop	0 = power down 1 = power down						

PC AUDIO

Bit(s)	Reset Value	R/W	Name	Description
7	0	RW	INT_APOP	0 = Anti Pop Enabled 1 = Anti Pop Disabled The STAC9758/9759 includes an internal power supply anti-pop circuit that prevents audible clicks and pops from being heard when the CODEC is powered on and off. This function is accomplished by delaying the charge/discharge of the VREF capacitor (Pin 27). C <sub>VREF</sub> value of 1 $\mu$ F will cause a turn-on delay of roughly 3 seconds, which will allow the power supplies to stabilize before the CODEC outputs are enabled. The delay will be extended to 30 seconds if a value of C <sub>VREF</sub> value of 10 $\mu$ F is used. The CODEC outputs are also kept stable for the same amount of time at power-off to allow the system to be gracefully turned off. The INT_APOP bit allows this delay circuit to be bypassed for rapid production testing. Any external component anti-pop circuit is unaffected by the internal circuit.
6	0	RW	SPLITMUTE	Allows separate mute control bits for Master, Headphone, LineIN, CD, AUX and PCM volume control registers as well as Record Gain register. 0 = Default Value: Left and Right channel mutes are controlled by bit D15 of the respective registers disables writes to all R mute signals and force them to read 0. 1 = Bit D15 of respective register affects only the Left channel Mute and bit D7 affects only the Right Channel Mute enables read and writes to Rmute bit in all Stereo Volume registers.
5	0	RW	SIFOVRN	SPDIF_IN FIFO OVERRUN STATUS BIT 0 = no overrun occurred (defualt) 1 = overrun has occurred
4	0	RW	SIPER	SPDIF_IN PARITY ERROR 0 = no parity error occurred (defualt) 1 = parity error occurred
3	0	RO	DPLL_LOCK	Digital PLL Lock 0 = DPLL not locked 1 = DPLL locked to SPDIF _IN and data valid
2	0	RO	SP_RUN	SPDIF Running 0 = no signal on pin 47 1 = signal on pin 47
1	0	RW	PR_DAC_A	Powerdown bit for first DAC 1 = powerdown 0 = normal operation This is equivalent to PRI, PRJ, and PRK, but applies to the first DAC which is not otherwise accomodated
0	0	RW	STMICEN	Stereo Mic Enable 0 = Mono 1 = Stereo If this bit is 1, then Reg 20h, D8, causes left/right swap when set to 1.

# 8.6.19. EAPD Access Register (74h)

#### Default: 0800h

D	15 D <sup>.</sup>	14	D13	D12	D11	D10	D9	D8		
EA	PD		RESERVE	<u> </u>	EAPD_OEN		RESERVED			
D	7 D	6	D5	D4	D3	D2	D1	D0		
			RESERVE	)		INTDIS	GPIOACC	GPIOSLT12		
Bit(s)	Reset Value	R/W	Name	Description						
15	0	RW	EAPD	EAPD Data EAPD data outp EAPD data input						
14:12	0	RO	RESERVED	Bit not used, sho	ould read back	0				
11	1	RW	EAPD_OEN	EAPD Pin Oupu 0 = EAPD config 1 = EAPD config	ured as input p					
10:3	0	RO	RESERVED	Bit not used, should read back 0						
2	0	RW	INTDIS	Interrupt disable Interrupts cleare 0 = will clear bot 1 = will only clea cleared in Reg54	d by writing a 1 h SENSE and r SENSE inter	GPIO interrupt	S	ve to be		
1	0	RW	GPIOACC	GPIO ACCESS of two ways: 0 = GPIO pin co 1 = AC Link valu This can only be using slot 12.	nnects directly le reflects Regi	to AC Link ster 54h (sticky	y, invert, etc ap	plied)		
0	0	RW	GPIOSLT12	For inputs: 0 = Input state o 1 = input state re For outputs: 0 = GPIO[3:0] pa 1 = GPIO[3:0] pa not updated. This can only be using slot 12.	effected on AC	_Link slot 12. rolled via Reg rolled by AC Li	54h. nk slot 12. Reç	jister 54h is		

# 8.6.20. Analog Misc. (76h)

Default: 0000h

D15	D14	D13	D12	D11	D10	D9	D8
			RESE	RVED			
D7	D6	D5	D4	D3	D2	D1	D0
		JS_MANUAL	JS_STEREO DISABLE				

#### 8.6.21. ADAT Control and HPF Bypass (78h)

Default: 0000h

D1	15	D1	4	D13	D12	D11	D10	D9	D8
AD/	AT3	AD/	AT2	ADAT1	ADAT0		RE	SERVED	
D	7	D	6	D5	D4	D3	D2	D1	D0
RESE	RVED						DAC SYNC	ADC HPF BYP	
Bit(s)	Reset	Value	R/W	Name			Description	on	
15:12	00	00	RW	ADAT <3:0>	ADAT Lightpipe Control				
11:2	C	)	RO	RESERVED	Bits not used,	should read b	ack 0		
1	С	)	RW	DAC SYNC	Synchronize [ 0 = enabled 1 = disables [	DACs to chann DAC Sync	el 0 when a	t same sampl	e rate
0	C	)	RW	ADC HPF BYP		peration, (ADC Pass Filter By		Filter active)	

## 8.6.22. IDT Reserved Register (7Ah)

## 8.7. Vendor ID1 and ID2 (7Ch and 7Eh)

These two registers contain four 8-bit ID codes. The first three codes have been assigned by Microsoft using their Plug and Play Vendor ID methodology. The fourth code is an IDT assigned code identifying the STAC9758/9759. The ID1 register (index 7Ch) contains the value 8384h, which is the first (83h) and second (84h) bytes of the Microsoft ID code. The ID2 register (index 7Eh) contains the value 7658h, which is the third (76h) byte of the Microsoft ID code, and 58h which is the STAC9758/9759 ID code.

#### 8.7.1. Vendor ID1 (7Ch)

Default: 8384h

D15	D14	D13	D12	D11	D10	D9	D8
1	0	0	0	0	0	1	1
D7	D6	D5	D4	D3	D2	D1	D0
01			84		22	51	

#### 8.7.2. Vendor ID2 (7Eh)

Default: 7658h

D15	D14	D13	D12	D11	D10	D9	D8
0	1	1	1	0	1	1	0
D7	D6	D5	D4	D3	D2	D1	D0
0	1	0	1	1	0	0	0

104


IDT™

The STAC9758/9759 is capable of operating at reduced power when no activity is required. The state of power down is controlled by the Powerdown Register (26h). There are 7 commands of separate power down. The power down options are listed in Table 23. The first three bits, PR0..PR2, can be used individually or in combination with each other, and control power distribution to the ADCs, DACs and Mixer. The last analog power control bit, PR3, affects analog bias and reference voltages, and can only be used in combination with PR1, PR2, and PR3. PR3 essentially removes power from all analog sections of the CODEC and is generally only asserted when the CODEC will not be needed for long periods. PR0 and PR1 control the PCM ADCs and DACs only. PR2 and PR3 do not need to be set before a PR4, but PR0 and PR1 should be set before PR4. PR5 disables the DSP clock and does not require an external cold reset for recovery. If PR0 and PR1 are set together, it is the same as setting PR5. PR6 disables the headphone driver amplifier for additional analog power saving.

GRP Bits	Function
PR0	PCM in ADCs & Input Mux powerdown
PR1	PCM out DACs Powerdown
PR2	Analog Mixer powerdown (VREF still on)
PR3	Analog Mixer powerdown (VREF off)
PR4	Digital Interface (AC-Link) powerdown (BIT CLK forced low)
PR5	Digital Clk disable, BIT CLK still on
PR6	Powerdown HEADPHONE_OUT

 Table 23. Low Power Modes

#### Figure 20. Example of STAC9758/9759 Powerdown/Powerup Flow



The Figure 20 illustrates one example procedure to do a complete powerdown of STAC9758/9759. From normal operation, sequential writes to the Powerdown Register are performed to power down STAC9758/9759 a section at a time. After everything has been shut off, a final write (of PR4) can be executed to shut down the AC-Link. The part will remain in sleep mode with all its registers holding their static values. To wake up, the AC'97 controller will send an extended pulse on the sync line, issuing a warm reset. This will restart the AC-Link (resetting PR4 to zero). The STAC9758/9759 can also be woken up with a cold reset. A cold reset will reset all of the registers to their default states (Paged Registers are semi-exempt). When a section is powered back on, the Powerdown Control/ Status register (index 26h) should be read to verify that the section is ready (stable) before attempting any operation that requires it.

PC AUDIO




Figure 21. Powerdown/Powerup Flow With Analog Still Active

Figure 21 illustrates a state when all the mixers should work with the static volume settings that are contained in their associated registers. This configuration can be used when playing a CD (or external LINE\_IN source) through STAC9758/9759 to the speakers, while most of the system in low power mode. The procedure for this follows the previous except that the analog mixer is never shut down.

## **10.MULTIPLE CODEC SUPPORT**

The STAC9758/9759 provides support for the multi-CODEC option according to the Intel AC'97, rev 2.3 specification. The CODEC ID functions as a chip select. Secondary devices therefore have completely orthogonal register sets; each is individually accessible and they do not share registers. The STAC9758/9759 supports only the CODEC ID 10 in secondary mode (IDs 01 and 11 are NOT supported).

#### 10.1. Primary/Secondary CODEC Selection

In a multi-CODEC environment the CODEC ID is provided by external programming of pin46 (CID1). The CID pin electrical function is logically inverted from the CODEC ID designation. The corresponding pin state and its associated CODEC ID are listed in the "CODEC ID Selection" table. Also see slot assignment discussion, "Multi-Channel Programming Register (Index 74)".

XTAL Out Pin State	CID1 Pin State	CID0 Pin State	CODEC ID	CODEC Status
GND	DVdd or floating	NA	00	Primary
XTL / FLOAT	0V	NA	10	Secondary

#### Table 24. CODEC ID Selection

#### 10.1.1. Primary CODEC Operation

As a Primary device the STAC9758/9759 is completely compatible with existing AC'97 definitions and extensions. Primary CODEC registers are accessed exactly as defined in the AC'97 Component Specification and AC'97 Extensions. The STAC9758/9759 operates as Primary by default, and the external ID pin (46), has an internal pull-up so that this pin may be left as no-connect for primary operation.

When used as the Primary CODEC, the STAC9758/9759 generates the master AC-Link BIT\_CLK for both the AC'97 Digital Controller and any Secondary CODECs. The STAC9758/9759 can support up to four,  $10K\Omega$  /50pF loads on the BIT\_CLK output. This is to ensure that up to four CODEC implementations will not load down the clock output.

#### 10.1.2. Secondary CODEC Operation

When the STAC9758/9759 is configured as a Secondary device the BIT\_CLK pin is configured as an input at power up. Using the BIT\_CLK provided by the Primary CODEC insures that everything on the AC-Link will be synchronous. As a Secondary device it can be defined as CODEC ID 10 in the two-bit field(s) of the Extended Audio and/or Extended Modem ID Register(s).

The STAC9758/9759 supports only the CODEC ID 10 in secondary mode (IDs 01 and 11 are NOT supported).

PC AUDIO

## 10.2. Secondary CODEC Register Access Definitions

The AC'97 Digital Controller can independently access Primary and Secondary CODEC registers by using a 2-bit CODEC ID field (chip select) which is defined as the LSBs of Output Slot 0. For Secondary CODEC access, the AC'97 Digital Controller must *invalidate* the tag bits for Slot 1 and 2 Command Address and Data (Slot 0, bits 14 and 13) and place a *non-zero* value (01, 10, or 11) into the CODEC ID field (Slot 0, bits 1 and 0).

As a Secondary CODEC, the STAC9758/9759 will disregard the Command Address and Command Data (Slot 0, bits 14 and 13) tag bits when it sees a 2-bit CODEC ID value (Slot 0, bits 1 and 0) that matches its configuration. In a sense the Secondary CODEC ID field functions as an alternative Valid Command Address (for Secondary reads and writes) and Command Data (for Secondary writes) tag indicator.

Secondary CODECs must monitor the Frame Valid bit, and ignore the frame (regardless of the state of the Secondary CODEC ID bits) if it is not valid. AC'97 Digital Controllers should set the Frame Valid bit for a frame with a secondary register access, even if no other bits in the output tag slot except the Secondary CODEC ID bits are set.

This method is designed to be backward compatible with existing AC'97 controllers and CODECs. There is no change to output Slot 1 or 2 definitions.

Output Tag Slot (16-bits)							
Bit	Description						
15	Frame Valid						
14	Slot 1 Valid Command Address bit (†Primary CODEC only)						
13	Slot 2 Valid Command Data bit (†Primary CODEC only)						
12-3	Slot 3-12 Valid bits as defined by AC'97						
2	Reserved (Set to 0)						
<b>†1-0</b>	2-bit CODEC ID field (00 reserved for Primary; 01, 10, 11 indicate Secondary)						
Note: †	New definitions for Secondary CODEC Register Access						

 Table 25. Secondary CODEC Register Access Slot 0 Bit Definitions

Using three CODECs typically requires a controller to support SDATA\_IN2.

#### 11. TESTABILITY

The STAC9758/9759 has three test modes. One is for ATE in-circuit test and the other two are restricted for internal use. STAC9758/9759 enters the ATE in-circuit test mode if SDATA\_OUT is sampled high at the trailing edge of RESET#. Once in the ATE test mode, the digital AC-Link outputs (BIT\_CLK and SDATA\_IN) are driven to a high impedance state. This allows ATE in-circuit testing of the AC'97 controller. Use of the ATE test mode is the recommended means of removing the CODEC from the AC-Link when another CODEC is to be used as the primary. This case will never occur during standard operating conditions. Once either of the two test modes have been entered, the STAC9758/9759 must be issued another RESET# with all AC-Link signals held low to return to the normal operating mode.

SYNC	SDATA_OUT	Description
0	0	Normal AC'97 operation
0	1	ATE Test Mode
1	0	Internal Test Modes
1	1	Reserved

#### 11.1. ATE Test Mode

ATE test mode allows for in-circuit testing to be completed at board level. For this to work, the outputs of the device must be driven to a high impedance state (Z). Internal pull-ups and pull-downs for I/O pins are also disabled in this mode. This is the lowest power mode for the device. This mode initiates on the rising edge of RESET# pin. Only a cold reset will exit the ATE Test Mode.

Pin Name	Pin #	Function	Description
SDATA_OUT	5	1	Must be held high at the rising edge of RESET#
BIT_CLK	6	z	High impedance state
SDATA_IN	8	Z	High impedance state
SYNC	10	0	Must be held low at rising edge of RESET#
RESET#	11	1	High impedance state
GPIO0	31	Z	High impedance state
GPIO1	33	z	High impedance state
GPIO2	34	z	High impedance state
GPIO3	45	Z	High impedance state
CID1	46	z	High impedance state
EAPD/SPDIFI	47	z	High impedance state
SPDIFO/ADAT	48	Z	High impedance state

109

Table 27. ATE Test Mode Operation

IDT™

#### **12. PIN DESCRIPTION**




Figure 22. Pin Description Drawing

**Note:** For use of pins 16/17 for Video, see section 8.2.11.1: page60.

Note: If pin 48 is held high at powerup, register 28h (Extended Audio ID), bit [2] will be held to zero, t indicate the SPDIF is not available. Tie pin 48 to ground with a 10 K $\Omega$  resistor to ensure SPDIF is enabled.

#### 12.1. Digital I/O

These signals connect the STAC9758/9759 to its AC'97 controller counterpart, an external crystal, multi-CODEC selection and external audio amplifier.

Pin Name	Pin #	Typ e	Description	
XTL_IN	2	Ι	24.576 MHz Crystal or External Clock Source	

#### Table 28. Digital Connection Signals

PC AUDIO

PC AUDIO

Pin Name	Pin #	Тур e	Description	
XTL_OUT	3	I/O	24.576 MHz Crystal	
SDATA_OUT	5	Ι	Serial, time division multiplexed, AC'97 input stream	
BIT_CLK	6	I/O	12.288 MHz serial data clock	
SDATA_IN	8	0	Serial, time division multiplexed, AC'97 output stream	
SYNC	10	Ι	48 KHz fixed rate sample sync	
RESET#	11	I	AC'97 Master H/W Reset	
GPIO0	31	Ι	GPIO tied to AVdd.	
GPIO 1	33	I/O	GPIO tied to AVdd.	
GPIO 2	34	I/O	GPIO tied to AVdd	
GPIO 3	45	I/O	GPIO tied to DVdd	
CID1	46	Ι	Clock input frequency select or Multi-CODEC ID select.	
EAPD/SPDIFI	47	I/O	External Amplifier Power Down(GPIO)/SPDIF_IN	
SPDIFO/ ADAT	48	0	SPDIF digital output or ADAT Lightpipe Output NOTE: If pin 48 is held high at powerup, register 28h (Extended Audio ID) bit [2] will be held to zero, to indicate the SPDIF is not available. Tie pin 48 to ground with a $10$ K $\Omega$ resistor to ensure SPDIF is enabled.	

#### Table 28. Digital Connection Signals

# 12.2. Analog I/O

These signals connect the STAC9758/9759 to analog sources and sinks, including microphones and speakers.

Pin Name	Pin #	Туре	Description
PC-BEEP	12	**	PC Speaker beep pass-through
PHONE	13	**	From telephony subsystem speakerphone
AUX_L	14	**	Aux Left Channel
AUX_R	15	**	Aux Right Channel
MIC2_L*	16	**	Front Panel Mic Left Channel
MIC2_R*	17	**	Front Panel Mic Right Channel
CD_L	18	**	CD Audio Left Channel
CD_GND	19	**	CD Audio analog ground
CD_R	20	**	CD Audio Right Channel
MIC1_L*	21	I/O*	Desktop Microphone Input
MIC1_R*	22	I/O*	Second Microphone Input
LINE_IN_L*	23	I/O*	Line In Left Channel
LINE_IN_R*	24	I/O*	Line In Right Channel
FRONT_L*	35	I/O*	Line Out Left Channel (with headphone support)

Table 29. Analog Connection Signals

Pin Name	Pin #	Туре	Description
FRONT_R*	36	I/O*	Line Out Right Channel (with headphone support)
MONO	37	0	To telephony subsystem speakerphone
SURR_L*	39	I/O*	Surround Out Left Channel (with headphone support)
AVss3	40	I	Headphone Ground Return
SURR_R*	41	I/O*	Surround Out Right Channel (with headphone support)
CTR*	43	I/O*	Center Output
LFE*	44	I/O*	LFE Output

#### Table 29. Analog Connection Signals

1. \*\* any unused input pins should be tied together and tied to ground through a capacitor (0.1 µF suggested), except the MIC inputs, which should have a separate capacitor to ground if not used.

2. \* Universal Jack<sup>™</sup> capable. These pins may be inputs or outputs and are controlled by registers 64 and 66 (page 0). Only pins 35/36 OR 39/41 may be used to drive headphones. It is not possible to drive 2 sets of headphones at the same time.

3. For use of pins 16/17 for Video, see section 8.2.11.1: page60.

## 12.3. Filter/References

These signals are connected to resistors, capacitors, or specific voltages.

Signal Name	Pin Number	Туре	Description
VREF	27	0	Analog ground (.45*vdd, at 5V;.41*vdd at 3V)
VREFOUT	28	0	Reference Voltage out 5mA drive (intended for mic bias) (~vdd/2)
AFILT1	29	0	Anti-Aliasing Filter Cap - ADC left channel
AFILT2	30	0	Anti-Aliasing Filter Cap - ADC right channel
CAP2	32	0	ADC reference Cap

#### Table 30. Filtering and Voltage References

## 12.4. Power and Ground Signals

#### Table 31. Power and Ground Signals

Pin Name	Pin #	Туре	Description
AVdd1	25	I	Analog Vdd = 5.0 V or 3.3 V
AVdd2	38	I	Analog Vdd = 5.0 V or 3.3 V
AVss1	26	I	Analog Gnd
AVss2	42	I	Analog Gnd
AVss3	40	I	analog Gnd
DVdd1	1	I	Digital Vdd = 3.3 V
DVdd2	9	I	Digital Vdd = 3.3 V
DVss1	4	I	Digital Gnd
DVss2	7	I	Digital Gnd


## **13. ORDERING INFORMATION**

Part Number	Package	Temp Range	Supply Range
STAC9758XXTAEyyX	48-pin TQFP 7mm x 7mm x 1.4mm	0° C to +70° C	DVdd = 3.3 V, AVdd = 5.0 V
STAC9759XXTAEyyX	48-pin TQFP 7mm x 7mm x 1.4mm	0° C to +70° C	DVdd = 3.3 V, AVdd = 3.3 V

NOTE: yy is the revision, contact sales for current orderables.

Add an "R" to the end of any of these part numbers for delivery on Tape and Reel. The minimum order quantity for Tape and Reel is 2,000 units for both package options.

## **14. PACKAGE DRAWING**



PC AUDIO

Max.

1.60

0.15

1.45

9.20

7.10

9.20

7.10

0.75

0.20

0.27

# 15. SOLDER REFLOW PROFILE


## 15.1. Standard Reflow Profile Data

Note: These devices can be hand soldered at 360 °C for 3 to 5 seconds.

**FROM:** IPC / JEDEC J-STD-020C "Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices" (www.jedec.org/download).

Profile Feature	Pb Free Assembly
Average Ramp-Up Rate (Ts <sub>max</sub> - Tp)	3 °C / second max
Preheat Temperature Min (Ts <sub>min</sub> ) Temperature Max (Ts <sub>max</sub> ) Time (ts <sub>min</sub> - ts <sub>max</sub> )	150 °C 200 °C 60 - 180 seconds
Time maintained above Temperature (T <sub>L</sub> ) Time (t <sub>L</sub> )	217 °C 60 - 150 seconds
Peak / Classification Temperature (Tp)	See "Package Classification Reflow Temperatures" on page 115.
Time within 5 °C of actual Peak Temperature (tp)	20 - 40 seconds
Ramp-Down rate	6 °C / second max
Time 25 °C to Peak Temperature	8 minutes max
Note: All temperatures refer to topside of t	he package, measured on the package body surface.

Figure 23. Solder Reflow Profile



# 15.2. Pb Free Process - Package Classification Reflow Temperatures

Package Type	MSL	Reflow Temperature
TQFP 48-pin	3	260 °C*

#### PC AUDIO

# **16. APPENDIX A: PROGRAMMING REGISTERS**

Reg #	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
00h	Reset	RSRVD	SE4	SE3	SE2	SE1	SE0	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	6A90h
02h	Master Volume	Mute	RSVD	ML5	ML4	ML3	ML2	ML1	ML0	RMute	RSVD	MR5	MR4	MR3	MR2	MR1	MR0	8000h
04h	DAC-A Volume	Mute	RSVD	HPL5	HPL4	HPL3	HPL2	HPL1	HPL0	RMute	RSVD	HPR5	HPR4	HPR3	HPR2	HPR1	HPR0	8000h
06h	Master Volume Mono	Mute				RE	SERVED	)	L	1		MM5	MM4	MM3	MM2	MM1	MM0	8000h
0Ah	PC_BEEP Volume	Mute	RSVD	PC_ BEEP_FD	F7	F6	F5	F	F3	F2	F1	F0	PV3	PV2	PV1	PV0	RSRVD	0000h
0Ch	Phone Volume	Mute					RESEF	RVED					GN4	GN3	GN2	GN1	GN0	8008h
0Eh	Mic Volume MONO	ALLMute	RESE	ERVED	GNL4	GNL3	GNL2	GNL1	GNL0	RMute	BOOST EN	RSRVD	GN4	GN3	GN2	GN1	GN0	8008h
0Eh	MIC Volume STEREO	LMute	RESE	ERVED	GNL4	GNL3	GNL2	GNL1	GNL0	RMute	BOOST EN	RSRVD	GN4	GN3	GN2	GN1	GN0	8008h
10h	Line In Volume	Mute	RESE	RVED	GL4	GL3	GL2	GL1	GL0	RMute	RESE	RVED	GR4	GR3	GR2	GR1	GR0	8808h
12h	CD Volume	Mute	RESE	ERVED	GL4	GL3	GL2	GL1	GL0	RMute	RESE	RVED	GR4	GR3	GR2	GR1	GR0	8808h
14h	DAC-B to Mixer2 Volume	Mute	RESE	RVED	GL4	GL3	GL2	GL1	GL0	RMute	RESE	RVED	GR4	GR3	GR2	GR1	GR0	8808h
16h	AUX Volume	Mute	RESE	ERVED	GL4	GL3	GL2	GL1	GL0	RMute	RESE	RVED	GR4	GR3	GR2	GR1	GR0	8808h
18h	PCM Out Volume	Mute	RESE	RVED	GL4	GL3	GL2	GL1	GL0	RMute	RESE	RVED	GR4	GR3	GR2	GR1	GR0	8808h
1Ah	Record Select		F	RESERVE	D		SL2	SL1	SL0		R	ESERVE	D		SR2	SR1	SR0	0000h
1Ch	Record Gain	Mute	F	RESERVED	)	GL3	GL2	GL1	GL0	RMute	R	ESERVE	D	GR3	GR2	GR1	GR0	8000h
20h	General Purpose	POP	RSRVD	3D	RSVD	DRSS1	DRSS0	MIX	MS	LPBK			F	RESERVE	D			0000h
22h	3D Control						RESEF	RVED						DP3	DP2	RESE	RVED	0000h
24h	Audio Int. & Paging	14	13	12	1	10			R	ESERVE	D			PG3	PG2	PG1	PG0	0000h
26h	Powerdown Ctrl/Stat	EAPD	PR6	PR5	PR4	PR3	PR2	PR1	PR0	i	RESE	RVED		REF	ANL	DAC	ADC	000Fh
28h	Extended Audio ID	ID1	ID0	RESER		REV1	REV0	AMAP	LDAC	SDAC	CDAC	DSA1	DSA0	RSVD	SPDIF	DRA	VRA	0BC7
2011	Extended Addio ID		IDU	INLOLI			IKE VU	AWAF	LDAC	SDAC	CDAC	DOAT	DSAU	VRM/	3F DII	DIKA	VINA	0007
	Extended Audio Control/Status PCM DAC Rate	VCFG	PRL	PRK	PRJ	PRI	SPCV	MADC	LDAC	SDAC	CDAC	SPSA1	SPSA0	RSVD	SPDIF	DRA	VRA	05F0h
2Ch	(DAC A & DAC-CL PCM Surr DAC Rate	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	BB80h
2Eh	(DAC-B) PCM LFE DAC Rate	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	BB80h
30h	(DAC-CR)	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	BB80h
32h	PCM LR ADC Rate	SR15	SR14	SR13	SR12	SR11	SR10	SR9	SR8	SR7	SR6	SR5	SR4	SR3	SR2	SR1	SR0	BB80h
36h	Center/LFE Volume	Mute	RSVD	LFE5	LFE4	LFE3	LFE2	LFE1	LFE0	Mute	RSVD	CNT5	CNT4	CNT3	CNT2	CNT1	CN0	8080h
38h	Surround Volume	Mute	RSVD	LSR5	LSR4	LSR3	LSR2	LSR1	LSR0	Mute	RSVD	RSR5	RSR4	RSR3	RSR2	RSR1	RSR0	8080h
3Ah	SPDIF Control	#V	DRS	SPSR1	SPSR2	L	CC6	CC5	CC4	CC3	CC2	CC1	CC0	PRE	COPY	#PCM/ AUDIO	PRO	2000h
3Eh	Extended Modem Status			RE	ESERVED	)			PRA			R	ESERVE	D	GPIO	0100h		
4Ch	GPIO Pin Config						RESER	RVED						GC3 (GPIO3)	GC2 (GPIO2)	GC1 (GPIO1)	GC0 (GPIO0)	000Fh
4Eh	GPIO Pin Polarity/Type						RESER	RVED						GP3 (GPIO3)	GP2 (GPIO2)	GP1 (GPIO1)	GP0 (GPIO0)	FFFFh
50h	GPIO Pin Sticky						RESER	RVED						GS3 (GPIO3)	GS2 (GPIO2)	GS1 (GPIO1)	GS0 (GPIO0)	0000h
52h	GPIO Pin Mask						RESER	RVED						GW3 (GPIO3)	GW2 (GPIO2)	GW1 (GPIO1)	GW0 (GPIO0)	0000h
54h	GPIO Pin Status						RESER	-					1	. ,	GI2 (GPIO2)	GI1 (GPIO1)	, ,	0000h
60h Page 00h	SPDIF_IN Status1	LVL	CC6	CC5	CC4	CC3	CC2	CC1	CC0	MODE1	MODE0	PRE2	PRE1	PRE0	CPY	/AUD	PRO	0000h
60h <b>Page 01h</b>	CODEC Class/Rev	х	Х	х	CL4	CL3	CL2	CL1	CL0	RV7	RV6	RV5	RV4	RV3	RV2	RV1	RV0	18xxh
62h Page 00h	SPDIF_IN Status2	SP_VAL	RSVD	CA1	CA0	FS3	FS2	FS1	FS0	CN3	CN2	CN1	CN0	SN3	SN2	SN1	SN0	0000h
62h <b>Page 01h</b>	PCI SVID	PVI15	PVI14	PVI13	PVI12	PVI11	PVI10	PVI9	PVI8	PVI7	PVI6	PVI5	PVI4	PVI3	PVI2	PVI1	PVI0	FFFFh
64h Page 00h	Universal Jacks <sup>™</sup> Output Select	CSEN	CS1	CS0	RSEN	RS1	RS0	FSEN	FS1	FS0	LS2	LS1	LS0	MSEN	MS1	MS0	RSVD	D794h
64h <b>Page 01h</b>	PCI SID	PI15	5 PI14 PI13 PI12 PI11 PI10 PI9 PI8 PI7 PI6 PI5 PI4							PI3	Pl2	PI1	PI0	FFFFh				
66h Page 00h	Universal Jacks <sup>™</sup> Input Select		F	RESERVE	0		LI2	LI1	LIO		R	ESERVE	D		MI2	MI1	MIO	0201h
66h <b>Page 01h</b>	Function Select					RE	SERVED						FC3	FC2	FC1	FC0	T/R	0000h

#### PC AUDIO

Reg #	Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	Default
68h Page 00h	I/O Misc	NOBLK CHK	SPISA1	SPISA0	SPI_SE LEN1	SPI_SE LEN0	VI	AMute	HP3dB	P48MO	p47M1	P47M0	DCS	DBS	DAS	HP_SEL EN1	HP_SEL EN0	2001h
68h <b>Page 01h</b>	Function Information	G4	G3	G2	G1	G0	INV	DL4	DL3	DL2	DL1	DL0	IV	R	ESERVE	D	FIP	0010h
6Ah Page 00h	Digital Audio Control		RESERVED HPFOC DIS SPOR									DO1	RSVD	0000h				
6Ah <b>Page 01h</b>	Sense Details	ST2	ST1	ST0	S4	S3	S2	S1	S0	OR1	OR0	SR5	SR4	SR3	SR2	SR1	SR0	NA
6Ch	Revision Code																	xxxxh
6Ch <b>Page 01h</b>	DAC Slot Mapping	FD3	FD2	FD1	FD0	SD3	SD2	SD1	SD0	CLD3	CLD2	CLD1	CLD0		RESE	RVED	3760h	
6Eh	Analog Special	VREFO UTLVL	VREFO UTDIS ABLE	Wono Out	AC'97 ALL MIX	ACD INV	DAC-A INV	DAC-B INV	DAC-CL INV	DAC- CR INV	MUTE FIX DISBLE	ADC slot1	ADC slot0	HP_ APOP DISBLE	MIC GAIN VALUE	SPLY OVR EN	SPLY OVR VAL	1000h
6Eh <b>Page 01h</b>	ADC Slot Mapping	LIA3	LIA2	LIA1	LIA0	IMA3										MV	3000h	
70h	IDT Reserved								RE	ESERVE	D							
72h	Various Functions	LINE_C E	MIC_C E	SPL1	SPL0		RSVD		Alter Antipop	INT APOP	SPLIT MUTE	SIF OVRN	SIPER	DPLL_ LOCK	SP_ RUN	PR_ DAC_A	STMIC EN	0000h
74h	EAPD Access	EAPD	APD RESERVED EAPD_OEN RESERVED INTDIS							GPIO ACC	GPIO SLT12	0800h						
76h	Analog Misc.									JS_MA NUAL	JS-STE REO DISBLE	0000h						
78h	ADAT and HPF Bypass	ADAT3	ADAT2	ADAT1	ADAT0	RESERVED							ADC HPF BYP	0000h				
7Ah	IDT Reserved	RESERVED																
7Ch	Vendor ID1	1	0	0	0	0	0	1	1	1	0	0	0	0	1	0	0	8384h
7Eh	Vendor ID2	0	1	1	1	0	1	1	0	0	1	0	1	1	0	0	0	7658h

## **17.REVISION HISTORY**

Revision	Date	Description of Change
1.0		Updated power consumption numbers. Inserted performance numbers to replace TBDs. Corrected Register 68, Page 0, Bit D8 (HP3dB) inverted values. Corrected Register 68, Page 0, Bit D6:5 values. Corrected error in the Stereo Mic register and SPDIF Receiver referenced in Mixer Diagram. Removed use of BIT_CLK as an input, incorrectly included in the 0.9 release. Corrected secondary mode usage models. Included Video Input usage model section and relevant references. Placed SPDIF Out pin note on connection diagram and pin out. Corrected misc. grammar, doc flow and typographical errors. Removed preliminary status.
1.1	16 October 2006	Release in IDT format.
1.2	Dec 2006	corrected orderable information

118

PC AUDIO

# Innovate with IDT audio for high fidelity. Contact:

# www.IDT.com

#### For Sales

800-345-7015 408-284-8200 Fax: 408-284-2775

#### **For Tech Support** HA.CM@idt.com

#### **Corporate Headquarters**

Integrated Device Technology, Inc. 6024 Silver Creek Valley Road San Jose, CA 95138 United States 800 345 7015 +408 284 8200 (outside U.S.)

#### Europe

IDT Europe, Limited Prime House Barnett Wood Lane Leatherhead, Surrey United Kingdom KT22 7DE +44 1372 363 339



© 2006 Integrated Device Technology, Inc. All rights reserved. Product specifications subject to change without notice. IDT and the IDT logo are trademarks of Integrated Device Technology, Inc. Accelerated Thinking is a service mark of Integrated Device Technology, Inc. All other brands, product names and marks are or may be trademarks or registered trademarks used to identify products or services of their respective owners.