¢								RI	WIS	IONS										
LTR					D	ESCR	IPTIC	N					D	ATE	(YR-MO	-DA)		APPR	OVED	
A	Add V _{IB2} Edit	device to te orial	e type: able I change	s 03 a . Add es thr	nd 04. block oughou	Add diagn nt.	case (am foi	utlin devi	e M. ce typ	Add V Jes 03	12 and and 04			92-0	7-09		Mon	ica L.	Poelk	ing
B						uration aghout.		igure	7. Ch	anges	to la	ble		93-04	- 19		Monica L. Poelking		ing	
С	Add	devic	e type	s 05 a	nd 06.	Edito	orial e	change	s thro	ughout	•			94-0	9-14		Monica L. Poelking			
				1	THE OR	IGINAL	FIRST	PAGE	OF THI	IS DRAI	JING H.	AS BEE	N REPL	ACED						
REV												_								
SHEET																				
REV	С	С	с	с	с	c	с	С	с	c	с	С	С							
SHEET	15	16	17	18	19	20	21	22	23	24	25	26	27		ļ				 	<u> </u>
REV STAT				RE	v		С	С	с	c	с	с	с	с	С	С	с	С	С	C
OF SHEET	rs			SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14
PMIC N/F	4			PREP	ARED E	BY Jef:	fery T	unstal	ι	D	EFENS				S SU MIO			TER		
MICRO	NDA CIR AWIN	CUIJ	2	CHEC	KED BY	(Thoma	as Hes	5		MIG	CRÓC				MOS,		<u>-</u> _	Е-СН	IP,	8-
THIS DRAWIN	IG IS	AVAILA		APPR	OVED E	BY Mon	ica Po	elking		BI OF	r MI Epr	CRO OM	CONT	ROL	LER MEN	WIT	H 16	SK B	YTES	5
AND AGE	NCIES (OF THE			UING AF 20-11	PROVA	. DATE			SII	LICC E		E CO	DE		59	962-	905	64	
AMSC N/	4			REVI	SION		2			A			5726	8		.				
										SHE	ET	1		,	OF		2			

DESC FORM 193 JUL 94

)

¥

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

5962-E273-94

9004708 0004072 367 🖿

L-STD-883, "Provisions f	or the use of MIL-SID-005 in Conj	Uncline with com		
1.2 Part or Identifying	Number (PIN). The complete PIN	shall be as show	n in the following example	e:
<u> </u>				<u>×</u>
Drawing number	Device type (see 1.2.1)	Case outli (see 1.2.2		finish 1.2.3)
1.2.1 Device type(s).	The device type(s) shall identify	y the circuit fur	nction as follows:	
Device type	<u>Generic</u> number		<u>Circuit functi</u>	on
01	87C51FB-12		High performance CHMOS microcontroller	
02	87c51FB-16		High performance CHMOS microcontroller	single-chip 8-bi
03	87c654		High performance CHMOS microcontroller	
04	870654-16		High performance CHMOS microcontroller	
05	870654		High performance CHMOS microcontroller with 1 time programable EPROM MHz	6K bytes of one
06	870654-16		High performance CHMOS microcontroller with 1 time programable EPRON MHz	6K bytes of one
1.2.2 <u>Case outline(s)</u> .	The case outline(s) shall be as	designated in M	IL-STD-1835 and as follows	5:
<u>Outline letter</u>	Descriptive designator	<u>Terminals</u>		
M T U X Z	GQCC1-J44 or CQCC2-J44 See figure 1 CQCCQ-N44 GDIP1-T40 or CDIP2-T40 See figure 2	44 c 44 s 40 d 44 c	eramic chip carrier "J" to eramic chip carrier, "J" to quare chip carrier package wat-in-tine package <u>1</u> / eramic chip carrier, gult package <u>1</u> /	leaded package) <u>1</u> / e <u>1</u> /
we he marked on the micr	e lead finish shall be as specifi ocircuit or its packaging. The considered acceptable and interch	'X" designation i	S TOT use in spectricution	sh letter "X" sha ns when lead
 1/ For device types 01,	02, 03, and 04, lid shall be tran	nsparent to permi	it ultraviolet light erasu	re.
MICROCI	TANDARD RCUIT DRAWING	SIZE A		5962-90564
	ONICS SUPPLY CENTER		REVISION LEVEL	

٦,

4

í,

🔳 9004708 0004073 2T3 📟

1.3 Absolute maximum ratings.			
Storage temperature range \cdot	65°C to +1 - 0 V to +13. 0.5 V to +	0 V	
Maximum I _{OL} per 1/0 pin	- 15 mA		
Lead temperature (soldering, 10 seconds)	- +265°C		
Thermal resistance, junction-to-case (O _{JC}): Cases M, U and X	- See MIL-STD	- 1835	
Cases T and Z	- 14°C/W - 10 years		
1.4 <u>Recommended operating conditions</u> .			
Case operating temperature range (T _C)	55°C to +1 - 5.0 V ±10 p	25°C <u>3</u> / ercent	
2. APPLICABLE DOCUMENTS			
2.1 <u>Government specification, standards, and bulletin</u> . standards, and bulletin of the issue listed in that issue Standards specified in the solicitation, form a part of t	of the Departme	nt of Defense Index of Spe	ecifications and
SPECIFICATION			
MILITARY			
MIL-1-38535 - Integrated Circuits (Microcircuits) Manufacturing,	General Specification for	r.
STANDARDS			
MILITARY			
MIL-STD-883 - Test Methods and Procedures for Mi MIL-STD-1835 - Microcircuit Case Outlines.	croelectronics.		
BULLETIN			
MILITARY			
MIL-BUL-103 - List of Standard Microcircuit Draw	ings (SMD's).		
(Copies of the specification, standards, and bulletin r acquisition functions should be obtained from the contrac	equired by manuf ting activity or	acturers in connection with as directed by the contra	th specific acting activity.)
2.2 <u>Order of precedence</u> . In the event of a conflict b herein, the text of this drawing shall take precedence.	etween the text	of this drawing and the re	eferences cited
2/ Based on package heat transfer limitations, not devic	e power consumpt	ion.	
$\frac{3}{2}$ / Case temperatures are "instant on".			
STANDARD MICROCIRCUIT DRAWING	SIZE		5962-90564
STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A	REVISION LEVEL	5962-90564 SHEET

JUL 94

T

📕 9004708 0004074 13T 🖿

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein. Product built to this drawing that is produced by a Qualified Manufacturer Listing (QML) certified and qualified manufacturer or a manufacturer who has been granted transitional certification to MIL-I-38535 may be processed as QML product in accordance with the manufacturers approved program plan and qualifying activity approval in accordance with MIL-1-38535. This QML flow as documented in the Quality Management (QM) plan may make modifications to the requirements herein. These modifications shall not affect form, fit, or function of the device. These modifications shall not affect the PIN as described herein. A "Q" or "QML" certification mark in accordance with MIL-I-38535 is required to identify when the QML flow option is used.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-STD-883 (see 3.1 herein) and herein.

3.2.1 <u>Case outline(s)</u>. The case outline(s) shall be in accordance with 1.2.2 herein and figures 1 and 2.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 3.

3.2.3 Block diagram(s). The block diagram(s) shall be as specified on figure 4.

3.3 <u>Electrical performance characteristics</u>. Unless otherwise specified herein, the electrical performance characteristics are as specified in table I and shall apply over the full case operating temperature range.

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are described in table I.

3.5 <u>Marking</u>. Marking shall be in accordance with MIL-SID-883 (see 3.1 herein). The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-BUL-103 (see 6.6 herein).

3.6 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-BUL-103 (see 6.6 herein). The certificate of compliance submitted to DESC-EC prior to listing as an approved source of supply shall affirm that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required in MIL-SID-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change</u>. Notification of change to DESC-EC shall be required in accordance with MIL-STD-883 (see 3.1 herein).

3.9 <u>Verification and review</u>. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.9.1 <u>Processing EPROMS</u>. All testing requirements and quality assurance provisions herein shall be satisfied by the manufacturer prior to delivery.

3.9.2 <u>Erasure of EPROMS</u>. When specified, devices shall be erased in accordance with the procedures and characteristics specified in 4.4.

3.9.3 <u>Programmability of EPROMS</u>. When specified, devices shall be programmed to the specified pattern using the procedures and characteristics specified in 4.5 and table 111.

3.9.4 <u>Verification of erasure of programmability of EPROMS</u>. When specified, devices shall be verified as either programmed to the specified pattern or erased. As a minimum, verification shall consist of performing a functional test (subgroup 7) to verify that all bits are in the proper state. Any bit that does not verify to be in the proper state shall constitute a device failure, and shall be removed from the lot.

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90564
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
Dayton, Ohio 45444		C	4

DESC FORM 193A JUL 94

📟 9004708 0004075 076 📟

Test	Symbol	Conditions	Group A	Device	Lim	its	Unit
		$-55^{\circ}C \leq T_{C} \leq +125$ $V_{CC} = 5.0 V \pm 10\%; V_{SS}$ unless otherwise spec	°C subgroup =0V ified	s type	Min	Max	
Input low voltage	v _{il}	1/	1, 2, 3	ALL	<u>2/</u> -0.5	0.2 V _{CC}	v
Input low voltage EA	v _{IL1}	บ	1, 2, 3	03,04, 05,06	<u>2</u> /0	0.2 V -0.45	v
Input low voltage to P1.6/SCL, P1.7/SDA	V _{IL2}	1/	1, 2, 3	03,04, 05,06	-0.5	0.3 V _{CC}	v
Input high voltage (except XTAL1, RST)	VIH	<u>ل</u>	1, 2, 3	ALL	0.2 V +.9 ^C	v _{cç0.5}	v
Input high voltage (XTAL1, RST)	V _{IH1}	1/	1, 2, 3	ALL	0.7 v _{cc}	V _{CC} +0.5	v
Input high voltage to P1.6/SCL, P1.7/SDA	V _{IH2}	<u>1</u> /	1, 2, 3	03,04, 05,06	0.7 v _{cc}	6.0	v
Output low voltage (ports 1, 2, and 3) <u>3</u> /	V _{OL}	$I_{OL} = 100 \ \mu A V_{CC} = 4.5$ $I_{OL} = 1.6 \ mA$ $I_{OL} = 3.5 \ mA \qquad \underline{4}/$	5 V 1, 2, 3	ALL		0.3 0.45 1.0	v
Output low volta <u>ge</u> (port D, ALE, PSEN) <u>3</u> /	V _{OL1}	$I_{OL} = 200 \ \mu A \ V_{CC} = 4.5$ $I_{OL} = 3.2 \ mA$ $I_{OL} = 7.0 \ mA \ 4/$	i V 1, 2, 3	ALL		0.3 0.45 1.0	v
Output high voltage (Ports 1, 2, and 3) (except P1.6 and P1.7) <u>3</u> /	V _{OH}	$I_{OH} = -10 \ \mu A$ $V_{CC} = 4.5$ $I_{OH} = -30 \ \mu A$ $I_{OH} = -60 \ \mu A$	5 V 1, 2, 3	ALL	V _{CC} -0.3 V _{CC} -0.7 V _{CC} -1.5		v
Output high voltage (Port 0 in exte <u>rnal</u> bus mode, ALE, PSEN)	V _{OH1}	$I_{OH} = -200 \ \mu A \ V_{CC} = 4.$ $I_{OH} = -3.2 \ mA \ 57$ $I_{OH} = -7.0 \ mA$.5 V 1, 2, 3	ALL	V _{CC} -0.3 V _{CC} -0.7 V _{CC} -1.5		v
Logical O input current (ports 1, 2, and 3)	IIL	V _{IN} = 0.45 V	1, 2, 3	ALL		-75	μA
Input leakage current (port 0)	ILI	0.45 < V _{IN} < V _{CC}	1, 2, 3	ALL	-10	+10	μА
Logical 1-to-0 transition current (ports 1, 2, and 3)	ITL	V _{1N} = 2.0 V	1, 2, 3	ALL		- 750	μA
RST pulldown resistor	R _{RST}		1, 2, 3	ALL	40	225	kΩ
See footnotes at end of t	able.			, z			
MICROCII		RAWING	SIZE A			596	2-9056
DEFENSE ELECTR Dayton,		REVISION		SHEE			

DESC FORM 193A JUL 94

🔳 9004708 0004076 TO2 📕

Test	Symbol	Conditions	Group A	Device	Li	<u>nits</u>	Unit
		$-55^{\circ}C \le T_{C} \le +125^{\circ}C$ $V_{CC} = 5.0 V \pm 10\%; V_{SS} = 0 V$ unless otherwise specified	subgroups	type	Nin	Max	
Pin capacitance <u>2</u> /	CIN	At 1 MHz, +25°C, see 4.3.1c	4	ALL		10	pF
ower supply current:	I _{CC}	<u>6/ 7/</u>	1, 2, 3	ALL		45	mA
Running at 16 MHz Idle mode 16 MHz				ALL		15	mA
Power down mode				01.02		130	<u>μ</u> Α
Power down mode				03,04, 05,06		200	μA
unctional tests		See 4.3.1e	7, 8				
LE pulse width	+	Load capacitance for port 0,	9, 10, 1	01,02	2t _{CLCL}		ns
LL Parae Wrath	tLHLL	ALE/PROG and PSEN = 100 pF, load capacitance for all other		03,04, 05,06	2t _{CLCL}		
Address valid to ALE	t _{AVLL}	outputs = 80 pF See figure 5	9, 10, 1		^t с <u>ь</u> ұ		ns
Address hold after		1/ 8/	9, 10, 1	01,02	tclç		ns
ALE low	^t llax		1, 10, 1	03,04,	tcigg		-
		+		05,06	-=50	4t - 168L	
ALE low to valid instruction in	t _{lliv}		9, 10, 1	03-06		4tCLGL -110	ns
ALE LOW TO PSEN LOW	+		9, 10, 1	01,02	tcici		ns
	^t llpl			03,04,	tclcl		
PSEN pulse width		4	9, 10, 11	01,02	3tCLCL		ns
rsen putse nidth	^t PLPH			03,04, 05,06	3t _{CLGL}		
PSEN low to valid instruction in	t _{pliv}		9, 10, 1			3t -105 ^L	ns
Input instruc <u>tion</u> hold after PSEN	t _{PXIX}		9, 10, 1	I ALL	0		ns
Input instruct <u>ion</u> float after PSEN	t _{PXIZ}		9, 10, 1			tcigi	ns
Address to valid instruction in	t _{aviv}		9, 10, 1	1 01,02		5t - 765L	ns
				03,04, 05,06		5tclgL -140L	
PSEN low to address float	t _{PLAZ}	1	9, 10, 1	1 ALL		20	ns
RD pulse width	^t rlrh		9, 10, 1	1 ALL	6t - 168L	_	ns
WR pulse width	^t wLWH		9, 10, 1	1 ALL	6t - 166L		ns
See footnotes at end of	table.			···· • • ···· •			
MICROC	STANDARI					59	62-90564
DEFENSE ELEC		SUPPLY CENTER		EVISIO	I LEVEL	SHE	ET 6

•

JUL 94

9004708 0004077 949

Test	Symbol	Conditions 1/	Group A	Device	Li	nits	Unit
		-55°C ≤ T _C ≤ +125°C V _{CC} = 5.0 V ±10%; V _{SS} = 0 unless otherwise specifi	subgroup V ed	s type	Min	Max	
RD low to valid data in	t _{RLDV}		9, 10, 1	1 01,02		5t -165	ns
		Load_ <u>cap</u> acita <u>nce</u> for port ALE/PROG and PSEN = 100 pF load capacitance for all o		03,04 05,06		5tcLCL -175	
Data hold after RD	t _{RHDX}	outputs = 80 pF See figure 5	9, 10, 1		0		ns
Data float after RD	t _{RHDZ}	1/	9, 10, 1	1 01,02		2tcLCL	ns
				05,04	<u> </u>		
ALE low to valid data in	t _{lldv}		9, 10, 1				ns
	1	ł		05,06		8t _{CLCL} -170 9t _{CLCL} -165	
Address to valid data in	^t avdv		9, 10, 1	1 03,04 05,06		9t CLCL -185	ns
ALE low to RD or WR low	tLLWL	Ť	9, 10, 1		^{3t} ç <u>ı</u> çı	3t _{CLCL}	ns
Address valid to WR low	^t avwl	1	9, 10, 1	1 ALL	4t _{C1 CL} - 130		ns
Data valid before WR	tovwx		9, 10, 1	1 ALL	tcigh		ns
Data hold after WR	^t whax		9, 10, 1	1 ALL	tcigh		ns
Data valid to WR high	tovwh	<u>_</u>	9, 10, 1	1 ALL	7t -156L		ns
RD low to address float	t _{rlaz}		9, 10, 1	1 ALL	ļ	0	ns
RD or WR high to ALE	t _{WHLH}		9, 10, 1	1 ALL	tcişt	tcite	ns
Serial port clock cycle time	^t xlxl	Serial port timing - shift register mode	9, 10, 1	1 ALL	12t _{CLCL}		ns
Output data setup to clock rising edge	t _{QVXH}	load capacitance = 80 pF See figure 5	9, 10, 1	1 ALL	10t _{CLCL} -133	_	ns
Output data hold after clock rising edge	tXHQX	ļ	9, 10, 1	1 ALL	2t _{CLCL} -117		ns
Input data hold after clock rising edge	t _{xhdx}	ļ	9, 10, 1	1 ALL	0		ns
Clock rising edge to input data valid	txhdv		9, 10, 1	1 ALL		10t _{CLCL} - 133	ns
See footnotes at end of t	able.	<u> </u>			ļ	<u> </u>	4
S' MICROCII	TANDARD RCUIT D		SIZE A			596	52-9056
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444				REVISION		SHEI	 राग

DESC FORM 193A JUL 94

٠

9004708 0004078 885 🎟

	TABLE	I. <u>Electrical performan</u>	nce characteri	istics -	Continue	J		
Test	Symbol	Conditions		oup A	Device	Limi	ts	Unit
		$-55^{\circ}C \le T_{C} \le +12$ V _{CC} = 5.0 V ±10%; V _S unless otherwise spe	s = 0 V cified	bgroups	type	Nin	Max	
Oscillator frequency	<u>1</u> / 1/t _{clcl}	External clock drive		10, 11	01,03, 05	3.5	12	MHz
	ļ	See figure 5			02,04,	3.5	16	
High time	tCHCX		9,	10, 11	All	20		ns
Low time	t _{CLCX}	-	9,	10, 11	ALL	20		ns
Rise time <u>2</u> /	^t CLCH		9,	10, 11	ΑΙΙ		20	ns
Fall time <u>2</u> /	tCHCL		9,	10, 11	Αιι		20	ns
<pre>4/ Capacitive Loading 0 ports 1 and 3. The i these pins make 1 to pF, the noise pulse o Schmitt Trigger, or i 5/ Capacitive Loading oi address lines are st: 6/ Minimum V_{CC} for powe 7/ I_{CC} is measured with V_I = V_{SS} + 0.5_V, V measured with EA and 8/ Due to test equipmen guaranteed. S</pre>	TANDARD	Port 0: 26 mA. Port 1, 2, and 3: 15 tput pins: 71 mA. ion, V _{OL} may exceed the d test conditions. and 2 may cause spurious ue to external bus capac ions during bus operatic signal may exceed 0.8 W ress Latch with a Schmit and 2 cause the V _{OK} on A 2 V. t pins and XTAL2 dis <u>conr</u> 0.5 V measured with EA a cted to V _{SS} . "Power dow ons, actual tested value	related speci noise pulses itance discha ons. In appli . In these c t Trigg <u>er S</u> tr LE and PSEN t	cations ases, in obe input o drop b	where cap where cap t may be c ut. below the	vert 0 and p pacitance l lesirable t	oft 2 pi ort 2 pi oading e o qualif ificatio 5 ns, wer down d to V _{SS} pecified	ns when xceeds 100 y ALE with n when the
MICROCI Defense electi	RCUIT D	RAWING Supply Center	SIZE A			т БХ <i>Т</i> ЕЧ	SHE	
DATTON	, OHIO	*3444			INISION		SHE	8
DESC FORM 193A JUL 94								

🔳 9004708 0004079 711 📟

Γ



9004708 0004080 433 🔳

Case T

1.	Symbol		Millim	eters		Incl	hes	
	,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	Min	Мах	Notes	Min	Max	Notes	
	A	1.52	2.23		.060	.088		
	A1	3.25	4.55		. 128	. 170		
-	A1	3.99	5.08	EPROM Lid	. 157	.200	EPROM Lid	
	A2	1.85	2.59		.073	.102		
	A2	2.59	3.40	EPROM tid	. 102	.134	EPROM Lid	
-	A3	1.40	1.65		.055	.065		
_	В	0.35	0.46		.014	.018		
_	СР	0.00	0.10	ļ	.000	_004		
	D	16.25	17.02		.640	.670		
	D ₁	12	.70	Reference	.5	00	Reference	
	D ₂	15	.24		.6	00		
_	E	16.25	17.02		.640	.670		
	E ₁	12	.70	Reference	.5	00	Reference	
-	E2	15	.24		.6	00		
	e	1.12	1.42		.044	.056		
-	N	4	4		4	4		
l l	R	0.69	0.84		.027	.033		

DESC FORM 193A JUL 94

9004708 0004081 37T 🎟



9004708 0004082 206 📖

Case Z

A	οι <u> </u>	<u>Millin</u>	eters		Inct	nes	
A	<u>Min</u>	Max	Notes	Min	Max	Notes	
L	1.52	2.29		.060	-090		
A ₁	3.25	4.32		. 128	. 170		
A1	3.99	5.08	EPROM lid	.157	.200	EPROM lid	
A2	1.85	2.59		.073	. 102	Solid Lid	
A2	2.59	3.40	EPROM lid	. 102	. 134	EPROM lid	
A3	1.40	1.65		.055	.065		
B	0.35	0.46		.014	.018		
СР	0.00	0.10		.000	.004		
D	18.19	19.00		.716	.748		
D ₁	1	2.70	Reference	.5	00	Reference	
Da	16.25	16.76		.640	.660	Solid lid	
E	18.19	19.00		.716	.748		
E	1	2.70	Reference	.5	00	Reference	
E	2 16.25	16.76		-640	.660		
le	1.12	1.42		.044	.056		
N		44			4		

📕 9004708 0004083 142 📕



9004708 0004084 089 📖



🛛 9004708 0004085 TLS 🖿

Device types 01 and 02



9004708 0004086 951 📖

Device types 03, 04, 05 and 06



- - - - -

9004708 0004087 898 페



JUL 94

9004708 0004088 724 🛲



| 9004708 0004089 660 🔜



JUL 94

9004708 0004090 382 🖿



JUL 94

9004708 0004091 219 🛲

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. Sampling and inspection procedures shall be in accordance with MIL-STD-883 (see 3.1 herein).

4.2 <u>Screening</u>. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:

- a. Burn-in test, method 1015 of MIL-STD-883.
- (1) Test condition A. B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
- (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

MIL-STD-883 test requirements	Subgroups (in accordance with method 5005, table I)
Interim electrical parameters (method 5004)	
Final electrical test parameters (method 5004)	1*,2,3,7*,8, 9, 10, 11
Group A test requirements (method 5005)	1,2,3,4,7,8 9,10,11
Groups C and D end-point electrical parameters (method 5005)	2, 8 (hot), 10

TABLE II. Electrical test requirements.

* PDA applies to subgroup 1.

Margin test method A.

- (1) Program greater than 95 percent of the bit locations, including the slowest programming cell (see 3.9.2). The remaining cells shall provide a worst case speed pattern.
- (2) Bake, unbiased, for 72 hours at +140°C to screen for data retention lifetime.
- (3) Perform a margin test using $V_m = +5.9$ V at +25°C using loose timing (i.e., $T_{ACC} > 1$ µs).
- (4) Perform dynamic burn-in (see 4.2a).
- (5) Margin at V_m = 5.9 V.
- (6) Perform electrical tests (see 4.2).
- (7) Erase (see 3.9.2), except devices submitted for groups A, B, C, and D testing.
- (8) Verify erasure (see 3.9.4)

STANDARD MICROCIRCUIT DRAWING	SIZE A		5962-90564
DEFENSE ELECTRONICS SUPPLY CENTER		REVISION LEVEL	SHEET
DAYTON, OHIO 45444		C	21

DESC FORM 193A JUL 94

9004708 0004092 155 📰

Margin test method B.

- (1) Program at +25°C, 100 percent of the bits.
- (2) Bake, unbiased, for 24 hours at +250°C.
- (3) Perform margin test at $V_m = 5.2$ V.
- (4) Erase (see 3.9.2).
- (5) Perform interim electrical tests in accordance with table II.
- (6) For device types 01 to 04, Program 100 percent of the bits and verify (see 3.9.3).
- (7) Perform burn-in (see 4.2a).
- (8) One-hundred percent test at +25°C (group A, subgroups 1 and 7). $V_m = 5.2$ V with loose timing, apply PDA, for device types 05 and 06, the virgin state of the device must be verified.
- (9) Perform remaining final electrical subgroups and group A testing.
- (10) For device types 01, 02, 03, and 04, erase, devices may be submitted for groups B, C, and D at this time.
- (11) For device types 01, 02, 03, and 04, verify erasure (see 3.9.4). Steps 1 through 4 are performed at wafer level.
- (12) Steps 1 through 4 are performed at wafer level.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90564
		REVISION LEVEL C	SHEET 22

DESC FORM 193A JUL 94

🔳 9004708 0004093 091 🔳

Parametea	Symbol	Sumbol Condi		Group A	Device type	Limits		Unit
Parameter	Symbol			subgroups		Min	Max	
Programming supply voltage	V _{PP}	EPROM programming and verification characteristics $T_A = +21^{\circ}C$ to $+27^{\circ}C$ $V_{CC} = 5 V \pm 0.5 V$ $V_{SS} = 0 V$ see figures 6, 7	ming and		ALL	12.5	13.0	v
Programming supply current	I _{PP}		teristics		ALL		75	mА
Oscillator frequency	1/t _{clcl}			ALL	4	6	MHz	
Address setup to PROG low <u>1</u> /	t _{avgl}				ALL	48t _{clcl}		μs
Address hold after PROG 1/	^t ghax	-			ALL	48t _{clcl}		
Data setup to PROG low <u>1</u> /	^t dvgl				ALL	48t _{CLCL}		4
Data hold after PROG <u>1</u> /	t _{GHDX}	Ī			ALL	48t _{clcl}		ļ
P2.7 (enable) high to V _{PP} <u>1</u> /	t _{EHSH}				ALL	48t _{clcl}		-
V _{PP} setup to PROG low <u>1</u> /	tshgl				ALL	10		
V _{PP} hold after PROG <u>1</u> /	t _{GHGH}				ALL	10		μs
PROG width	tglgh			ļ	ALL	90	110	4
Address to data valid <u>1</u> /	t _{avov}				ALL		48t _{CLCL}	4
Enable low to data valid <u>1</u> /	tELQV				ALL		48t _{CLCL}	-
Data float after enable <u>1</u> /	^t EHQZ				ALL	0	48t _{clcl}	
PROG high to PROG low 1/	t _{GHGL}				ALL	10		μs
1/ Guaranteed to the limits spe	cified in t	able III, if no	ot tested.					
STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		SIZE A				5962-	90564	
		REVI	ISION I	EVEL	SHEET			

٦

JUL 94

ĩ

~

9004708 0004094T28 🔳



JUL 94

9004708 0004095 964 🛲



📰 9004708 0004096 8TO 📰

4.3 <u>Quality conformance inspection</u>. Quality conformance inspection shall be in accordance with method 5005 of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.

4.3.1 Group A inspection.

- a. Tests shall be as specified in table II herein.
- b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
- c. Subgroup 4 (C_{IN} measurement) shall be measured only for the initial test and after process or design changes which may affect input capacitance. A minmum sample size of five devices with zero rejects shall be required.
- d. All devices selected for testing shall have the EPROM programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified (except devices submitted forgroups C and D testing.
- e. Subgroups 7 and 8 shall consist of verifying the EPROM pattern specified and the instruction set. The instruction set forms a part of the vendor's test tape and shall be maintained and available from the approved source of supply.
- f. The device types 05 and 06 shall be tested for programmability and AC performance compliance to the requirements of group A, subgroups 9, 10, 11. Either of the two techniques is acceptable.
 - (1) Testing the entire lot using additional built in test circuitry which allows the manufacturer to verify programmability and AC performance without programming user array. If this is done, the resulting test patterns shall be verified on all devices during subgroups 9, 10, 11, group A testing per the sampling plan specified in MIL-STD-883, method 5005.
 - (2) If such compliance cannot be tested on an unprogramed device, a sample shall be selected to satify programmability requirements prior to performing subgroups 9, 10, and 11. Twelve devices shall be submitted to programming. If more than 2 devices fail to program, the lot shall be rejected. At the manufacturer's option, the sample may be increased to 24 total devices with no more than 4 total device failures allowable. (Ten devices from the programmability sample shall be submitted to the requirements of group A, subgroups 9, 10, 11. If more than 2 total devices fail, the lot shall be rejected. At the manufacurer's option, the sample may be increased to 20 total devices with no more than 4 total here.)

4.3.2 Groups C and D inspections.

- a. End-point electrical parameters shall be as specified in table II herein.
- b. Steady-state life test conditions, method 1005 of MIL-STD-883.
- (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- (2) $T_A = +125^{\circ}C$, minimum.
- (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.
- (4) For device types 01, 02, 03, and 04, all devices selected for testing shall be programmed with a checkerboard pattern or equivalent. After completion of all testing, the devices shall be erased and verified.
- (5) For device types 05 and 06, the programmability shall be verified per 4.3.1F herein.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90564
		REVISION LEVEL C	SHEET 26

DESC FORM 193A JUL 94

🖬 9004708 0004097 737 🛤

4.4 <u>Erasing procedure</u>. The recommended erasure procedure is exposure to ultraviolet light (at 2537 Angstroms) to an integrated dose of at least 15 W-s/cm². Exposing the EPROM to an ultraviolet lamp of 12,000 μ W/cm² rating for 20 to 30 minutes, at a distance of about 1 inch, should be sufficient.

4.5 <u>Programming procedures</u>. The programming characteristics in table III and the following procedures shall be used for programming the device:

- Devices 01, 02, with an inspection lot date code prior to and including 9104 and devices 03, 04 shall be connected in the electrical configuration that appears in figure 6. Devices 01, 02 with an inspection lot date code 9105 and after shall be connected in the electrical configuration that appears in figure 7. In addition devices 01, 02 with an inspection lot date code of 9103 and an additional marked number of W121002B, W149006B or W211001B shall also be programmed utilizing the electrical configuration that appears in figure 7. The programming characteristics of Table III shall apply.
- b. Initially and after each erasure, all bits are in the high "H" state. Information is introduced by selectively programming "L" into the desired bit locations. A programmed "L" can be changed to an "H" by ultraviolet light erasure (see 4.4.).
- 5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-STD-883 (see 3.1 herein).

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.2 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.

6.3 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance with MIL-STD-973 using DD Form 1692, Engineering Change Proposal .

6.4 <u>Record of users</u>. Military and industrial users shall inform Defense Electronics Supply Center when a system application requires configuration control and the applicable SMD. DESC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronics devices (FSC 5962) should contact DESC-EC, telephone (513) 296-6047.

6.5 <u>Comments</u>. Comments on this drawing should be directed to DESC-EC, Dayton, Ohio 45444-5270, or telephone (513) 296-8525.

6.6 <u>Approved sources of supply</u>. Approved sources of supply are listed in MIL-BUL-103. The vendors listed in MIL-BUL-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DESC-EC.

STANDARD MICROCIRCUIT DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444	SIZE A		5962-90564
		REVISION LEVEL C	SHEET 27

DESC FORM 193A JUL 94

9004708 0004098 673 🔳