										RE	VIS	ION:	S												
LTR							DESC	CRIP	TION									DAT	E (YI	R-MO-	DA)	A	PPRO	OVED	
А	Chang Edito	je sup orial	ply chan	volt ges	voltage tolerance. Change drawing ges throughout.								ng (	g CAGE code. 1988-NOV-23					3	M.a. Ly			, K		
CUI	CURRENT CAGE CODE 67268																								
REV			Ш				L					L				<u> </u>				L					
SHEET			Ш																						
REV			Ц													<u> </u>			_	L					
SHEET			Ш																						
REV STA		RE	V		Α	Α	Α	Α	Α	Α	A	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α	Α			
OF SHE	ETS	SH	EET		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18			
	PMIC N/A  PREPARED BY CHECKED BY CHECKED BY .										$\left\{ \right.$		DEFE	NSE	ELEC DAY					CEN	TER				
	MILITARY Ray Monnin								<del>,      </del>	MICROCIRCUIT, NMOS, BUS CONTROL					LER,										
FOR USE	THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS AND AGENCIES OF THE DEPARTMENT OF DEFENSE  THIS DRAWING APPROVAL ATE 25 JUNE 1986									SIZE <b>A</b>			49				59	62-	-85	514	19				
AMSC	REVISION LEVEL  A  A													SI	HEE	Т	1		(	)F		18			

\* U.S. GOVERNMENT PRINTING OFFICE: 1987 — 748-129/60912


5962-E1069

DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

### 1. SCOPE

1.1 Scope. This drawing describes device requirements for class B microcircuits in accordance with  $1.\overline{2.1}$  of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices".

1.2 Part number. The complete part number shall be as shown in the following example:



1.2.1 Device types. The device types shall identify the circuit function as follows:

Device type	Generic number	Frequency	Circuit function
01	82288-6	6 MHz	Bus controller
02	82288-8	8 MHz	Bus controller

1.2.2 <u>Case outline</u>. The case outline shall be as designated in appendix C of MIL-M-38510, and as follows:

Outline letter

Case outline

R

D-8 (20-lead, 1.060" x .310" x .200") dual-in-line package

1.3 Absolute maximum ratings.

1.4 Recommended operating conditions.

Supply voltage (VCC) +4.	75 V dc to +5.25 V dc
Minimum high level input voltage (VIH): Clock inputs	8 V dc to V <sub>CC</sub> +0.5 V dc
Clock inputs	0 V dc to V <sub>CC</sub> +0.5 V dc
	5 V dc to +0.6 V dc
All other inputs 0. Case operating temperature range ( $T_C$ ) 55	.5 V dc to +0.8 V dc

### STANDARDIZED MILITARY DRAWING

DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444

DESC FORM 193A SEP 87

### 2. APPLICABLE DOCUMENTS

2.1 Government specification and standard. Unless otherwise specified, the following specification and standard, of the issue listed in that issue of the Department of Defense Index of Specifications and Standards specified in the solicitation, form a part of this drawing to the extent specified herein.

SPECIFICATION

MILITARY

MIL-M-38510 - Microcircuits, General Specification for.

**STANDARD** 

**MILITARY** 

MIL-STD-883 - Test Methods and Procedures for Microelectronics.

(Copies of the specification and standard required by manufacturers in connection with specific acquisition functions should be obtained from the contracting activity or as directed by the contracting activity.)

- 2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing shall take precedence.
  - 3. REQUIREMENTS
- 3.1 Item requirements. The individual item requirements shall be in accordance with 1.2.1 of MIL-STD-883, "Provisions for the use of MIL-STD-883 in conjunction with compliant non-JAN devices" and as specified herein.
- 3.2 Design, construction, and physical dimensions. The design, construction, and physical dimensions shall be as specified in MIL-M-38510 and herein.
  - 3.2.1 Terminal connections. The terminal connections shall be as specified on figure 1.
  - 3.2.2 Functional block diagram. The block diagram shall be as specified on figure 2.
  - 3.2.3 <u>Case outline</u>. The case outline shall be in accordance with 1.2.2 herein.
- 3.3 Electrical performance characteristics. Unless otherwise specified, the electrical performance characteristics are as specified in table I and apply over the full case operating temperature range.
- 3.4 Marking. Marking shall be in accordance with MIL-STD-883 (see 3.1 herein). The part shall be marked with the part number listed in 1.2 herein. In addition, the manufacturer's part number may also be marked as listed in 6.5 herein.
- 3.5 <u>Certificate of compliance</u>. A certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in 6.5. The certificate of compliance submitted to DESC-ECS prior to listing as an approved source of supply shall state that the manufacturer's product meets the requirements of MIL-STD-883 (see 3.1 herein) and the requirements herein.

STANDARDIZED MILITARY DRAWING	SIZE A	Δ			5962-85149		
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL	•	SHEET 3		

DESC FORM 193A

SEP 87

Test	Symbol	1	Condition			Device	Limits		Unit
	   	1	°C < TC < V <sub>CC</sub> = 5 V otherwise	+125°C *5% e specified	subgroups   	types	Min	Max	
Input low voltage	v <sub>IL</sub>				1,2,3	A11	-0.5	0.8	V
Input high voltage	I V <sub>IH</sub>	1			1,2,3	All	2.0	V <sub>CC</sub>   +0.5	٧
CLK input low voltage	VILC				1,2,3	   A11	-0.5	<u>                                     </u>	٧
CLK input high voltage	AIHC				1,2,3	All	3.8	V <sub>CC</sub>   +0.5	V
Output low voltage 1/ command outputs	I v <sub>OL</sub>	I I <sub>OL</sub> = 32	: mA		1,2,3	   A]] 	 	0.45	۷
Output low voltage 2/ control outputs		I <sub>OL</sub> = 16	mA		1,2,3	A11		0.45	٧
Output high voltage 1/ command outputs	V <sub>OH</sub>	I <sub>OH</sub> = -5	mA		1,2,3	A11	2.4		٧
Output high voltage 2/ control outputs	 	I <sub>OH</sub> = -1	mA		1,2,3	A11	2.4		٧
Input current (50 and 51 inputs)	IIF	Vf = 0.4 	5 V		1,2,3	All		-0.5	mA
Input leakage current (all other inputs)	III	0 V < VI	N < VCC		1,2,3	A11		±10	μА
Output leakage current	ILO	0.45 V <u>&lt;</u>	V <sub>OUT</sub> < V <sub>O</sub>	cc	1,2,3	A11		±10	μА
Power supply current	Icc				1,2,3	   All	   	140	mA
CLK input capacitance	CCLK		IHz See 4	.3.1c	   4 	All		12	pF
Input capacitance	CIN	  FC = 1 M	IHz See 4	.3.1c	4	All		10	l pF
Input/output capacitance	co	FC = 1 M	IHz See 4	.3.1c	4	   A11 	   	20	l   pF 
See footnotes at end of t	able.								
STANDARDIZ MILITARY DRA			SIZE A			5962	-85149		
DEFENSE ELECTRONICS S				DEVIS	ION LEVEL		SHEET		

Test	Symbol	! -	Conditions		Device	L	imits	Uni
	<u>3</u> /	-5     unles	$5^{\circ}$ C < $T_{C}$ < $\pm 125^{\circ}$ C $V_{CC} = 5$ $\forall$ $\pm 5\%$ s otherwise specified	subgroups	types     	Min	Max	   
CLK period	1			9,10,11	01	83	250	ns
		<u> </u>	·	<u> </u>	02	62	250	<del> </del>
CLK high time	2	at 3.6	٧	9,10,11	01	25	230	ns
	<u> </u>	<u> </u>		-	02	20	235	<u> </u>
CLK low time	3	at 1.0	V	9,10,11	01	20	225	ns
	<u> </u>	i		<del>-}</del>	02	15	230	<u> </u>
CLK rise time $\frac{4}{}$	i 4 i	i 1.0 V	to 3.6 V	9,10,11	All   		10 	ns
CLK fall time 4/	1 5	3.6 V	to 1.0 V	9,10,11	A11		10	ns
M/IO and status setup	6	! !		9,10,11	01	28		ns
time		1 [			02	22	1	
M/IO and status hold time	7			9,10,11	A11	1		ns
CENL setup time	8	]   		9,10,11	01	30	<u> </u>	ns
		! !		1	02	20	<u> </u>	<u> </u>
CENL hold time	9	!   		9,10,11	A11	1		ns
READY setup time	10	] !		9,10,11	01	50	 	ns
		 			02	38		
READY hold time	11	]    -		9,10,11	01	35	!	ns
					02	25	<u> </u>	<u> </u>
CMDLY setup time	12	)   		9,10,11	01	25	<u> </u>	ns
		<u> </u>		1	02	20	<del> </del>	<u> </u>
CMDLY hold time	13	<u> </u> 		9,10,11	All	1		ns
$\frac{5}{4}$	14	 		9,10,11	01	25	<u> </u>	l Ins
See footnotes at end of	table.	<u> </u>		<u> </u>	02	20	<u>i</u>	<u>i</u>
STANDARDI		<del> </del>	SIZE		-	***		<del>!</del>
MILITARY DR			Α		5962-	85149		


Test	  Symbol		Condition	15		Device	Li	mits	Unii
	3/	-55 unless	$V_{CC} = 5 \text{ V}$ otherwise	+125°C ±5% specified	subgroups	types	Min	Max	   
$\frac{5}{\text{AEN}} \text{ hold time } \frac{5}{\text{AEN}}$	15				9,10,11	A11	0		ns
ALE, MCE inactive delay from CLK	16		<u>6</u> /		9,10,11	01	3	25	ns
	<u> </u>	 				02	3	20	<del> </del>
ALE, MCE inactive delay from CLK	17				9,10,11	01	- : :	35	ns
DEN (write) inactive	18				9,10,11	02 A11		25     35	ns
DT/R low from CLK	19	<u> </u>			9,10,11	01		40	ns
						02		25	1
DEN (READ) active from	20				9,10,11	01	5	50	ns
U1/K	<u> </u>					02	5	35	<u> </u>
DEN (READ) inactive delay from CLK	21				9,10,11	01	3	40	ns
						02	3	35	
DT/R high from DEN inactive	22				9,10,11	01	<u>5</u> 	45     35	ns   
DEN (WRITE) active	23				9,10,11	01		35	ns
delay from CLK						02		30	
DEN (WRITE) inactive	24				9,10,11	01	3	35	ns
delay from CLK	 					02	3	30	
DEN inactive from CEN	25				9,10,11	01		40	ns
						02		30	
DEN active from CEN	26				9,10,11	01		35	ns
						02		30	
DT/R high from CLK (when CEN = LOW)	27				9,10,11	01		50	ns
See footnotes at end of	j j table.	<u> </u>			<u> </u>	02		35	<u> </u>
STANDARDI			SIZE A			5962-	85149	<u> </u>	
MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER			<b> </b>	1	REVISION LEVEL SHEET A 6				

TABLE	I. <u>Elec</u>	trical p	erformanc	e chara	cterisi	tics - Con	tinued.			
Test	Symbol		Conditio	ins		Group A	Device	Li	mits	Unit
·	<u>3</u> /	-59 unles	5°C <u>&lt;</u> T <sub>C</sub> < V <sub>CC</sub> = 5 V s otherwis	+125°( * ±5% se speci	: ified	subgroups   	types	Min	Max	   
DEN active from AEN	28		<u>6</u> /			9,10,11	01		35	ns
						<u> </u>	02		30	<u> </u>
CMD active delay from CLK	29		<u>7</u> /			9,10,11	01	3	40	ns
CMD inactive from CEN	30					9,10,11		3	25     35	
UMD TRACTIVE TROIL CEN	30					9,10,11   	02		25	l ns
CMD inactive from CEN	31					9,10,11	01		35	ns
1	İ					   	02		25	
CMD active from CEN	32					9,10,11	01		45	ns
 						] 	02		25	
CMD inactive enable from	33					9,10,11	   A11 		40	ns
CMD float delay from AEN	34		<u>8</u> /			9,10,11	   All   		   40 	ns
MB setup time	35					9,10,11	01	25		ns
			<del> </del>				02	20		ļ
MB hold time	36					9,10,11	A11	0	<u> </u>	ns
Command inactive enable from MB	37		<u>7</u> /			9,10,11	A11		40	ns
Command float time from MB	38		<u>8</u> /			9,10,11	A11		40	ns
DEN inactive from MB	39		<u>6</u> /			9,10,11	01		40	l ns
	<u> </u>						02		30	<u> </u>
DEN active from MB	40					9,10,11	01		35	ns
	i					<u> </u>	02		30	<u>i</u>
See footnotes on next page	•									· · · · ·
STANDARDIZ			SIZE A				E060	05140		
MILITARY DRAN DEFENSE ELECTRONICS SU DAYTON, OHIO 45	PPLY CEN	TER			REVISIO	5962-85149  VISION LEVEL SHEET  A 7				


- 1/ Command outputs are INTA, TORC, TOWC, MRDC, MWTC.
- 2/ Control outputs are DT/R, DEN, ALE and MCE.
- 3/ The waveform reference number refers to the position where the parameter appears on figure 3.
- 4/ Guaranteed to the limit specified herein, if not tested.
- 5/ AEN is an asynchronous input. This specification is for testing purposes only, to assure recognition at specific CLK edge.
- 6/ Control output load: C1 = 100 pF.
- 7/ Control output load: C1 = 150 pF.
- 8/ Float condition occurs when output current is less than  $I_{L\,0}$  in magnitude.
- 3.6 Certificate of conformance. A certificate of conformance as required in MIL-STD-883 (see 3.1 herein) shall be provided with each lot of microcircuits delivered to this drawing.
- 3.7 Notification of change. Notification of change to DESC-ECS shall be required in accordance with MIL-STD-883 (see 3.1 herein).
- 3.8 Verification and review. DESC, DESC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.
  - 4. QUALITY ASSURANCE PROVISIONS
- 4.1 Sampling and inspection. Sampling and inspection procedures shall be in accordance with section 4 of MIL-M-38510 to the extent specified in MIL-STD-883 (see 3.1 herein).
- 4.2 Screening. Screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection. The following additional criteria shall apply:
  - a. Burn-in test, method 1015 of MIL-STD-883.
    - (1) Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
    - (2)  $T_A = +125^{\circ}C$ , minimum.
  - b. Interim and final electrical test parameters shall be as specified in table II herein, except interim electrical parameter tests prior to burn-in are optional at the discretion of the manufacturer.

STANDARDIZED MILITARY DRAWING	SIZE A		5962	2-85149	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVE	L	SHEET	8

**SEP 87** 



☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913




## CLK CHARACTERISTICS STATUS, ALE, MCE, CHARACTERISTICS •t6 → M/10,51,50 ALE MCE CENL, CMDLY, DEN CHARACTERISTICS WITH MB = 0 and CEN = 1 DURING WRITE CYCLE 51-50 DEN CENL CMDLY FIGURE 3. Waveforms - Continued.


# STANDARDIZED MILITARY DRAWING DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444 SIZE A 5962-85149 REVISION LEVEL A 11

DESC FORM 193A SEP 87

☆U.S. GOVERNMENT PRINTING OFFICE: 1987 - 748-129-60913



Powered by ICminer.com Electronic-Library Service CopyRight 2003



☆U.S. GOVERNMENT PRINTING OFFICE: 1967 - 748-129-66913

- 4.3 Quality conformance inspection. Quality conformance inspection shall be in accordance with method  $\overline{5005}$  of MIL-STD-883 including groups A, B, C, and D inspections. The following additional criteria shall apply.
  - 4.3.1 Group A inspection.
    - a. Tests shall be as specified in table II herein.
    - b. Subgroups 5 and 6 in table I, method 5005 of MIL-STD-883 shall be omitted.
    - c. Subgroup 4 ( $C_{IN}$ ,  $C_{CLK}$ , and  $C_{O}$  measurements) shall be measured only for the initial test and after process or design changes which may affect capacitance.
  - 4.3.2 Groups C and D inspections.
    - a. End-point electrical parameters shall be as specified in table II herein.
    - b. Steady-state life test conditions, method 1005 of MIL-STD-883.
      - Test condition A, B, C, or D using the circuit submitted with the certificate of compliance (see 3.5 herein).
      - (2)  $T_A = +125^{\circ}C$ , minimum.
      - (3) Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

TABLE II. Electrical test requirements.

MIL-STD-883 test requirements 	Subgroups   (per method   5005, table I)
  Interim electrical parameters   (method 5004)	
  Final electrical test parameters   (method 5004)	   1*,2,3,7*,8,9   10,11
  Group A test requirements   (method 5005)	1,2,3,7,8,9 10,11
Groups C and D end-point electrical parameters (method 5005)	2,8, (+125°C), 10

<sup>\*</sup>PDA applies to subgroups 1 and 7.

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-85149

REVISION LEVEL
A
14

DESC FORM 193A SEP 87

### 5. PACKAGING

5.1 Packaging requirements. The requirements for packaging shall be in accordance with MIL-M-38510.

### 6. NOTES

- 6.1 Intended use. Microcircuits conforming to this drawing are intended for use when military specifications do not exist and qualified military devices that will perform the required function are not available for OEM application. When a military specification exists and the product covered by this drawing has been qualified for listing on QPL-38510, the device specified herein will be inactivated and will not be used for new design. The QPL-38510 product shall be the preferred item for all applications.
- 6.2 Replaceability. Microcircuits covered by this drawing will replace the same generic device covered by a contractor-prepared specification or drawing.
- $6.3\,$  Comments. Comments on this drawing should be directed to DESC-ECS, Dayton, Ohio 45444, or telephone 513-296-5375.
- 6.4 <u>Functional description</u>. The following pin function descriptions for this device shall be as follows:

Symbo1	   Type					Name and function							
CLK	   1   	frequency is	twice input:	the in signal	ternal estab	timing control for the microsys processor clock frequency. The lishes when inputs are sampled a	falling						
50, 51	1	l bus cycle.   SI or SO is	These in sampled o hold	nputs LOW a them H	are ac t fall IGH wh	ycle and, along with M/TO, defin tive LOW. A bus cycle is starte ing edge of CLK. These inputs h en nothing drives them. Setup a n.	d when either ave pullups						
<u> </u>	!	<u> </u>	Bus cycle status definition										
<b>!</b>			M/IO	31	50	Type of bus cycle	1						
<b>i</b> i	į		0	iõ	10	Interrupt acknowledge	i						
1	1		0	1 0	1	I/O read	İ						
1 1	]		0	1	1 0	I/O write	İ						
! !			0	1	1	None; idle	1						
!!!			1 1	0	ļ 0	Halt or shutdown	1						
!			1 1	0	1	Memory read	ļ						
!			1 1	1	0	Memory write	ļ						
[ ]			1_1	1	1 1	None; idle	.1						
M/IO	1	memory space	or I/0	space	. Whe	whether the current bus cycle in LOW, the current bus cycle is st be met for proper operation.	s in the in the I/O						

STANDARDIZED  MILITARY DRAWING  DEFENSE ELECTRONICS SURRI Y CENTER	SIZE <b>A</b>		5962	-85149	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444		REVISION LEVEL	•	SHEET 15	

DESC FORM 193A SEP 87

### 6.4 Functional description - (Continued).

Symbo 1	Туре	Name and function
МВ	1 1 1 1	Multibus mode select determines timing of the command and control outputs. When HIGH, the bus controller operates with multibus-compatible timings. When LOW, the bus controller optimizes the command and control output timing for short bus cycles. The function of the CEN/AEN input pin is selected by this signal. This input is intended to be a strapping option and not dynamically changed. This input may be connected to VCC or GND.
CENL	1	Command enable latched is a bus controller select signal which enables the bus controller to respond to the current bus cycle being initiated. CENL is an active HIGH input latched internally at the start of each bus cycle. CENL is used to select the appropriate bus controller for each bus cycle in a sys tem where the CPU has more than one bus it can use. This input may be connected to VCC to select this device for all transfers. No control inputs affect CENL. Setup and hold times must be met for proper operation.
CMDLY	1	Command delay allows delaying the start of a command. CMDLY is an active HIGH input. If sampled HIGH, the command output is not activated and CMDLY is again sampled at the next CLK cycle. When sampled LOW the selected command is enabled. If READY is detected LOW before the command output is activated, the device will terminate the bus cycle, even if no command was issued. Setup and hold times must be satisfied for proper operation. This input may be connected to GND if no delays are required before starting a command.
READY	1	READY indicates the end of the current bus cycle. READY is an active LOW input. Multibus mode requires at least one wait state to allow the command outputs to become active. READY must be LOW during reset, to force the device into the idle state. Setup and hold times must be met for proper operation.
CEN/AEN	1	Command enable/Address enable controls the command and DEN outputs of the bus controller. CEN/AEN inputs may be asynchronous to CLK. Setup and hold times are given to assure a guaranteed response to synchronous inputs. This input may be connected to $V_{CC}$ or GND.  When MB is HIGH this pin has the AEN function. AEN is an active LOW input which indicates that the CPU has been granted use of a shared bus and the bus controller command outputs may exit 3-state OFF and become inactive (HIGH). AEN HIGH indicates that the CPU does not have control of the shared bus and forces the command outputs into 3-state OFF and DEN inactive (LOW). AEN would normally be controlled by a bus arbiter which activates AEN when that arbiter owns the bus to which the bus controller is attached.  When MB is LOW this pin has the CEN function. CEN is an unlatched active HIGH input which allows the bus controller to activate its command and DEN outputs. With MB LOW, CEN LOW forces the command and DEN outputs inactive but does not 3-state them.

STANDARDIZED MILITARY DRAWING	SIZE A	·		-85149	
DEFENSE ELECTRONICS SUPPLY CENTER DAYTON, OHIO 45444			REVISION LEVEL		SHEET 16

DESC FORM 193A SEP 87

### 6.4 Functional description - (Continued).

Symbol	Туре	Name and function
ALE	0	Address latch enable controls the address latches used to hold an address stable during a bus cycle. This control output is active HIGH. ALE will not be issued for the halt bus cycle and is not affected by any of the control inputs.
MCE	0	Master cascade enable signals that a cascade address from a master interrupt controller may be placed onto the CPU address bus for latching by the address latches under ALE control. The CPU's address bus may then be used to broadcast the cascade address to slave interrupt controllers so only one of them will respond to the interrupt acknowledge cycle. This control output is active HIGH. MCE is only active during interrupt acknowledge cycles and is not affected by any control input. Using MCE to enable cascade address drivers requires latches which save the cascade address on the falling edge of ALE.
DEN	0	Data enable controls when data transceivers connected to the local data bus should be enabled. DEN is an active HIGH control output. DEN is delayed for write cycles in the multibus mode.
DT/R	0	Data transmit/Receive establishes the direction of data flow to or from the local data bus. When HIGH, this control output indicates that a write bus cycle is being performed. A LOW indicates a read bus cycle. DEN is always inactive when DT/R changes states. This output is HIGH when no bus cycle is active. DT/R is not affected by any of the control inputs.
TOWC	0	I/O write command instructs an I/O device to read the data on the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. $\overline{\text{READY}}$ controls when it becomes inactive.
TORC		I/O read command instructs an I/O device to place data onto the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.
MWTC	0	Memory write command instructs a memory device to read the data on the data bus. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.
MRDC	0	Memory read command instructs the memory device to place data onto the data bus. This command output is active LOW. The MB and CMDLY inputs control this output becomes active. READY controls when it becomes inactive.
TNTA	0	Interrupt acknowledge tells an interrupting device that its interrupt request is being acknowledged. This command output is active LOW. The MB and CMDLY inputs control when this output becomes active. READY controls when it becomes inactive.
v <sub>cc</sub>	]	System power: +5 V power supply
GND	j	System ground: 0 volts

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

SIZE
A
5962-85149

REVISION LEVEL
A
17

DESC FORM 193A SEP 87

6.5 Approved source of supply. An approved source of supply is listed herein. Additional sources will be added as they become available. The vendor listed herein has agreed to this drawing and a certificate of compliance (see 3.5) has been submitted to DESC-ECS.

Military drawing part number	Vendor     CAGE     number	Vendor similar part number <u>1</u> /
5962-8514901RX	34649	MD82288-6/B
5962-8514902RX	34649	MD82288-8/B

1/ Caution. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number

34649

Vendor name and address

Intel Corporation 5000 W. Williams Field Road Chandler, AZ 85224

STANDARDIZED
MILITARY DRAWING
DEFENSE ELECTRONICS SUPPLY CENTER
DAYTON, OHIO 45444

DESC FORM 193A SEP 87

☆ U. S. GOVERNMENT PRINTING ÖFFICE: 1988--550-547

012644 \_ \_ \_