Designer's Data Sheet


TMOS IV Power Field Effect Transistor

N-Channel Enhancement-Mode DPAK for Surface Mount or Insertion Mount

This advanced "E" series of TMOS power MOSFETs is designed to withstand high energy in the avalanche and commutation modes. These new energy efficient devices also offer drain-to-source diodes with fast recovery times. Designed for low voltage, high speed switching applications in power supplies, converters and PWM motor controls, these devices are particularly well suited for bridge circuits where diode speed and commutating safe operating area are critical, and offer additional safety margin against unexpected voltage transients.

- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor — Absorbs High Energy in the Avalanche Mode — Unclamped Inductive Switching (UIS) Energy Capability Specified at 100°C.
- Commutating Safe Operating Area (CSOA) Specified for Use in Half and Full Bridge Circuits.
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode.
- Diode is Characterized for Use in Bridge Circuits.
- · Available With Long Leads, Add -1 Suffix






MTD10N05E

Motorola Preferred Device

TMOS POWER FETS 10 AMPERES RDS(on) = 0.1 OHM 50 VOLTS



MAXIMUM RATINGS (T.) = 25°C unless otherwise noted)

Rating	Symbol	Value	Unit	
Drain-Source Voltage	VDSS	50	Vdc	
Drain-Gate Voltage (R _{GS} = 1 MΩ)	VDGR	50	Vdc	
Gate-Source Voltage — Continuous — Non-repetitive ($t_p \le 50 \ \mu s$)	V _{GS} V _{GSM}	± 20 ± 40	Vdc Vpk	
Drain Current — Continuous — Pulsed	l _D M	10 24	Adc	
Total Power Dissipation @ T _C = 25°C Derate above 25°C	PD	20 0.16	Watts W/°C	
Operating and Storage Temperature Range	Tj, T _{stg}	-65 to 150	°C	

THERMAL CHARACTERISTICS

Thermal Resistance — Junction to Case — Junction to Ambient — Junction to Ambient (1)	R _Ø JC R _Ø JA	6.25 100 71.4	°C/W
Maximum Device Temperature for Soldering	TL	260	°C

(1) These ratings are applicable when surface mounted on the minimum pad size recommended

(continued)

Designer's Data for "Worst Case" Conditions — The Designer's Data Sheet permits the design of most circuits entirely from the information presented. Limit curves — representing boundaries on device characteristics — are given to facilitate "worst case" design

Chara	cteristic	Symbol	Min	Max	Unit
OFF CHARACTERISTICS					
Drain-Source Breakdown Voltage (VGS = 0, ID = 0.25 mA)	Ł	V _{(BR)DSS}	50	_	Vdc
Zero Gate Voltage Drain Current (VDS = Rated VDSS, VGS = 0) (VDS = Rated VDSS, VGS = 0, TJ = 125°C) °C)		IDSS	_	10 100	μΑ
Gate-Body Leakage Current, Forward (VGSF = 20 Vdc, VDS = 0)		IGSSF	-	100	nAdc
Gate-Body Leakage Current, Reverse (V _{GSR} = 20 Vdc, V _{DS} = 0)		^I GSSR		100	nAdc
ON CHARACTERISTICS*		•		_	-
Gate Threshold Voltage (VDS = VGS, ID = 1 mA) TJ = 100°C		VGS(th)	2 1 5	4 5 4	Vdc
Static Drain-Source On-Resistance (V _{GS} = 10 Vdc, I _D = 5 Adc)	RDS(on)		0 1	Ohm
Drain-Source On-Voltage ($V_{GS} = 10 \text{ V}$) ($I_D = 10 \text{ Adc}$) ($I_D = 5 \text{ Adc}$, $T_J = 100^{\circ}\text{C}$)		V _{DS(on)}		1 1 0 9	Vdc
Forward Transconductance (V _{DS} =	15 V, I _D = 5 A)	9FS	4.5	_	mhos
DRAIN-TO-SOURCE AVALANCHE CHA	RACTERISTICS	<u> </u>	•		1
Unclamped Drain-to-Source Avalanche Energy See Figures 16 and 17 ($I_D = 24$ A, $V_{DD} = 6$ V, $T_C = 25^{\circ}$ C, Single Pulse, Non-repetitive) ($I_D = 10$ A, $V_{DD} = 6$ V, $T_C = 25^{\circ}$ C, P,W ≤ 10 μ s, Duty Cycle $\leq 1\%$) ($I_D = 4$ A, $V_{DD} = 6$ V, $T_C = 100^{\circ}$ C, P,W ≤ 10 μ s, Duty Cycle $\leq 1\%$)		W _{DSR}		5 6 2 5	mJ
OYNAMIC CHARACTERISTICS					
Input Capacitance	$(V_{DS} = 25 \text{ V}, V_{GS} = 0,$	C _{ISS}	_	850	pF
Output Capacitance	f = 1 MHz)	Coss	_	350	
Reverse Transfer Capacitance	See Figure 14	C _{rss}	_	100	
WITCHING CHARACTERISTICS* (TJ	= 100°C)				•
Turn-On Delay Time	(V _{DD} = 25 V, I _D = 0 5 Rated I _D R _{gen} = 50 ohms) See Figure 18	td(on)	_	30	ns
Rise Time		t _r	_	90	
Turn-Off Delay Time		td(off)	_	45	
Fall Time		tf		35	
Total Gate Charge	(V _{DS} = 0.8 Rated V _{DSS} ,	Ωg	14 (Typ)	17	nC
Gate-Source Charge	ID = Rated ID, VGS = 10 V) See Figure 15	Qgs	7 (Typ)		
Gate-Drain Charge		Q _{gd}	7 (Typ)		
OURCE DRAIN DIODE CHARACTERIS	STICS*				
Forward On-Voltage	$(I_{FM} = 0.5 \text{ Rated } I_{D},$ $dI_{S}/dt = 100 \text{ A}/\mu\text{s}, \text{ V}_{GS} = 0)$	V _{SD}	1 (Typ)	2	Vdc
Forward Turn-On Time		ton	Limited	ed by stray inductance	
		F	1		

50 (Typ)

ns

 t_{rr}

Reverse Recovery Time

^{*}Pulse Test Pulse Width = 300 µs, Duty Cycle ≤ 2%.

TYPICAL ELECTRICAL CHARACTERISTICS




Figure 1. Power Derating




Figure 2. On-Region Characteristics




Figure 3. Gate-Threshold Voltage Variation With Temperature




Figure 4. Transfer Characteristics




Figure 5. Breakdown Voltage Variation With Temperature




Figure 6. On-Resistance versus Drain Current

SAFE OPERATING AREA INFORMATION




Figure 7. On-Resistance Variation
With Temperature

FORWARD BIASED SAFE OPERATING AREA

The FBSOA curves define the maximum drain-to-source voltage and drain current that a device can safely handle when it is forward biased, or when it is on, or being turned on. Because these curves include the limitations of simultaneous high voltage and high current, up to the rating of the device, they are especially useful to designers of linear systems. The curves are based on a case temperature of 25°C and a maximum junction temperature of 150°C. Limitations for repetitive pulses at various case temperatures can be determined by using the thermal response curves. Motorola Application Note, AN569, "Transient Thermal Resistance-General Data and Its Use" provides detailed instructions.

SWITCHING SAFE OPERATING AREA

The switching safe operating area (SOA) of Figure 9 is the boundary that the load line may traverse without incurring damage to the MOSFET. The fundamental limits are the peak current, I_{DM} and the breakdown voltage, $V_{(BR)DSS}$. The switching SOA shown in Figure 9 is applicable for both turn-on and turn-off of the devices for switching times less than one microsecond.




Figure 8. Maximum Rated Forward Biased Safe Operating Area

The power averaged over a complete switching cycle must be less than:

$$T_{J(max)} - T_{C}$$

 $R_{\theta JC}$




Figure 9. Maximum Rated Switching Safe Operating Area




Figure 10. Thermal Response

COMMUTATING SAFE OPERATING AREA (CSOA)

The Commutating Safe Operating Area (CSOA) of Figure 12 defines the limits of safe operation for commutated source-drain current versus re-applied drain voltage when the source-drain diode has undergone forward bias. The curve shows the limitations of I_{FM} and peak V_R for a given commutation speed. It is applicable when waveforms similar to those of Figure 11 are present. Full or half-bridge PWM DC motor controllers are common applications requiring CSOA data.

The time interval t_{frr} is the speed of the commutation cycle. Device stresses increase with commutation speed, so t_{frr} is specified with a minimum value. Faster commutation speeds require an appropriate derating of I_{FM} , peak V_{R} or both. Ultimately, t_{frr} is limited primarily by device, package, and circuit impedances. Maximum device stress occurs during t_{rr} as the diode goes from conduction to reverse blocking.

 $V_{DS(pk)}$ is the peak drain-to-source voltage that the device must sustain during commutation; I_{FM} is the maximum forward source-drain diode current just prior to the onset of commutation.

 V_R is specified at 80% of $V_{\left(BR\right)DSS}$ to ensure that the CSOA stress is maximized as IS decays from IRM to zero.

RGS should be minimized during commutation. TJ has only a second order effect on CSOA.

Stray inductances, L_i in Motorola's test circuit are assumed to be practical minimums.




Figure 12. Commutating Safe Operating Area (CSOA)




Figure 14. Capacitance Variation




Figure 11. Commutating Waveforms




Figure 13. Commutating Safe Operating Area
Test Circuit




Figure 15. Gate-Charge versus Gate-to-Source Voltage




Figure 16. Unclamped Inductive Switching Test Circuit




Figure 17. Unclamped Inductive Switching Waveforms

RESISTIVE SWITCHING




Figure 18. Switching Test Circuit




Figure 19. Switching Waveforms