

## 74FR9240

### 9-Bit Buffer/Line Driver with TRI-STATE® Outputs

#### General Description

The 'FR9240 is an inverting 9-bit buffer and line driver designed to be employed as memory and address driver, clock driver and bus oriented transmitter or receiver.

#### Features


- TRI-STATE outputs drive bus lines or buffer memory address registers
- Outputs sink 64 mA and source 15 mA
- Guaranteed multiple output switching, 250 pF delay and pin-to-pin skew
- Guaranteed 4000V minimum ESD protection
- 9-bit architecture for systems carrying parity

#### Ordering Code: See Section 11

Commercial	Package Number	Package Description
74FR9240SPC	N24C	24-Lead (0.300" Wide) Molded Dual-In-Line
74FR9240SC (Note 1)	M24B	24-Lead (0.300" Wide) Molded Small Outline, JEDEC

Note 1: Devices also available in 13" reel. Use suffix = SCX.

#### Connection Diagram



TL/F/10812-1

#### Pin Description

Pin Names	Description
$\overline{OE}_1, \overline{OE}_2$	Output Enable Input (Active Low)
$I_0-I_8$	Inputs
$O_0-O_8$	Outputs

#### Truth Table

$\overline{OE}_1$	$\overline{OE}_2$	$I_n$	$O_n$
H	X	X	Z
X	H	X	Z
L	L	H	L
L	L	L	H

H = HIGH Voltage Level  
L = LOW Voltage Level  
X = Immaterial  
Z = High Impedance

**Absolute Maximum Ratings** (Note 1)

Storage Temperature	-65°C to +150°C
Ambient Temperature under Bias	-55°C to +125°C
Junction Temperature under Bias Plastic	-55°C to +150°C
V <sub>CC</sub> Pin Potential to Ground Pin	-0.5V to +7.0V
Input Voltage (Note 2)	-0.5V to +7.0V
Input Current (Note 2)	-30 mA to +5.0 mA
Voltage Applied to Output in High State (with V <sub>CC</sub> = 0V)	-0.5V to V <sub>CC</sub>
Standard Output TRI-STATE Output	-0.5V to +5.5V

Current Applied to Output in Low State (Max) Twice the Rated I<sub>OL</sub> (mA)  
 ESD Last Passing Voltage (Min) 4000V

**Note 1:** Absolute maximum ratings are values beyond which the device may be damaged or have its useful life impaired. Functional operation under these conditions is not implied.

**Note 2:** Either voltage limit or current limit is sufficient to protect inputs.

**Recommended Operating Conditions**

Free Air Ambient Temperature Commercial	0°C to +70°C
Supply Voltage Commercial	+4.5V to +5.5V

**DC Electrical Characteristics**

Symbol	Parameter	74FR			Units	V <sub>CC</sub>	Conditions
		Min	Typ	Max			
V <sub>IH</sub>	Input High Voltage	2.0			V		Recognized High Signal
V <sub>IL</sub>	Input Low Voltage			0.8	V		Recognized Low Signal
V <sub>CD</sub>	Input Clamp Diode Voltage			-1.2	V	Min	I <sub>IN</sub> = -18 mA
V <sub>OH</sub>	Output High Voltage	2.4			V	Min	I <sub>OH</sub> = -3 mA
		2.0			V	Min	I <sub>OH</sub> = -15 mA
V <sub>OL</sub>	Output Low Voltage			0.55	V	Min	I <sub>OL</sub> = 64 mA
I <sub>IH</sub>	Input High Current			5	μA	Max	V <sub>IN</sub> = 2.7V
I <sub>BVI</sub>	Input High Current Breakdown Test			7	μA	Max	V <sub>IN</sub> = 7.0V
I <sub>IL</sub>	Input Low Current			-150	μA	Max	V <sub>IN</sub> = 0.5V
V <sub>ID</sub>	Input Leakage Test	4.75			V	0.0	I <sub>ID</sub> = 1.9 μA, All Other Pins Grounded
I <sub>OD</sub>	Output Circuit Leakage Current			3.75	μA	0.0	V <sub>IOD</sub> = 150 mV, All Other Pins Grounded
I <sub>OZH</sub>	Output Leakage Current			20	μA	Max	V <sub>OUT</sub> = 2.7V
I <sub>OZL</sub>	Output Leakage Current			-20	μA	Max	V <sub>OUT</sub> = 0.5V
I <sub>OS</sub>	Output Short-Circuit Current	-100		-225	mA	Max	V <sub>OUT</sub> = 0.0V
I <sub>CEX</sub>	Output High Leakage Current			50	μA	Max	V <sub>OUT</sub> = V <sub>CC</sub>
I <sub>ZZ</sub>	Bus Drainage Test			100	μA	0.0	V <sub>OUT</sub> = 5.25V
I <sub>COH</sub>	Power Supply Current		9	13	mA	Max	All Outputs High
I <sub>CCL</sub>	Power Supply Current		37	45	mA	Max	All Outputs Low
I <sub>CCZ</sub>	Power Supply Current		31	38	mA	Max	Outputs TRI-STATE
C <sub>IN</sub>	Input Capacitance		8.0		pF	5.0	

**AC Electrical Characteristics:** See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74FR			74FR		Units	Fig. No.
		$T_A = +25^{\circ}\text{C}$ $V_{CC} = +5.0\text{V}$ $C_L = 50\text{ pF}$			$T_A = \text{Comm}$ $V_{CC} = \text{Comm}$ $C_L = 50\text{ pF}$			
		Min	Typ	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay $A_n$ to $B_n$ or $B_n$ to $A_n$	1.0	3.3	4.5	1.0	4.5	ns	2-3
$t_{PZH}$ $t_{PZL}$	Output Enable Time	2.6	4.0	6.6	2.6	6.6	ns	2-5
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time	1.7	3.3	6.2	1.7	6.2	ns	2-5

**Extended AC Characteristics:** See Section 2 for Waveforms and Load Configurations

Symbol	Parameter	74FR		74FR		Units	Fig. No.
		$T_A = \text{Comm}$ $V_{CC} = \text{Comm}$ $C_L = 50 \text{ pF}$ Eight Outputs Switching (Note 2)		$T_A = \text{Comm}$ $V_{CC} = \text{Comm}$ $C_L = 250 \text{ pF}$ (Note 3)			
		Min	Max	Min	Max		
		Min	Max	Min	Max		
$t_{PLH}$ $t_{PHL}$	Propagation Delay $A_n$ to $B_n$ or $B_n$ to $A_n$	1.0 1.0	6.0 6.0	2.3 2.3	8.3 8.3	ns	2-3
$t_{PZH}$ $t_{PZL}$	Output Enable Time	2.6 2.6	7.2 7.2			ns	2-5
$t_{PHZ}$ $t_{PLZ}$	Output Disable Time	1.7 1.7	6.6 6.6			ns	2-5
$t_{OSHL}$ (Note 1)	Pin to Pin Skew for HL Transitions		2.0			ns	
$t_{OSLH}$ (Note 1)	Pin to Pin Skew for LH Transitions		1.1			ns	
$t_{OST}$ (Note 1)	Pin to Pin Skew for HL/LH Transitions		3.0			ns	

**Note 1:** Skew is defined as the absolute value of the difference between the actual propagation delays for any two outputs of the same device. The specification applies to any outputs switching high to low, ( $t_{OSHL}$ ), low to high, ( $t_{OSLH}$ ), or high to low and/or low to high, ( $t_{OST}$ ). Specifications guaranteed with all outputs switching in phase.

**Note 2:** This specification is guaranteed but not tested. The limits apply to propagation delays for all paths described switching in phase, i.e., all low-to-high, high-to-low, TRI-STATE-to-high, etc.

**Note 3:** These specifications guaranteed but not tested. The limits represent propagation delays with 250 pF load capacitors in place of the 50 pF load capacitors in the standard AC load. This specification pertains to single output switching only.