

INTERNATIONAL CMOS TECHNOLOGY, INC.

**Preliminary** 

7-46-13-47

# PEEL 22CV10Z "Zero Power" **CMOS Programmable Electrically Erasable Logic Device**

#### **Features**

- Advanced CMOS EEPROM Technology
- High Performance and Ultra-Low Power
  - tpD =20ns, fmax=40MHz
  - ICC (active) = 55mA + 0.5mA/MHz
  - ICC ("Zero-Power" standby) = 200μA
- EE Reprogrammability
  - Low-risk reprogrammable inventory
  - Superior programming and functional yield
  - Erases and programs in seconds
- **■** Development and Programming Support
  - Third-party software and programmers ICT PEEL Development System and
  - software.


- **■** Architectural Flexibility
  - 132 product term x 44 input AND array
  - Up to 22 inputs and 10 outputs
  - Variable product term distribution (8 to 16 per output) for greater logic flexibility independently programmable 12-configuration I/O macrocells

  - Synchronous preset, asynchronous clear
  - Independently programmable output enables
- Application Versatility
  - Ideal for power-sensitive systems
    - Replaces random SSI/MSI logic
    - Superset compatible with the bipolar AmPAL22V10 and CMOS PALC22V10

### **General Description**


The CMOS PEEL22CV10Z is a Programmable The CMOS PEEL22CV10Z is a Programmable Electrically Erasable Logic Device that provides a high-performance, low-power, reprogrammable, and architecturally enhanced alternative to early-generation programmable logic devices (PLDs). Designed in advanced CMOS EEPROM technology, the PEEL22CV10Z rivals speed parameters of comparable bipolar PLDs while providing a departic reduction in active power consumption. dramatic reduction in active power consumption. A user-programmable "zero-power" standby mode further reduces power consumption, making the PEEL22CV10Z ideal for power sensitive applications such as hand held meters, portable communication acquirment and language. munication equipment and laptop computer/peripherals. EE reprogrammability allows cost effective plastic packaging, low-risk inven-

tories, reduced development and retrofit costs, and enhanced testability to ensure 100% field programenhanced testability to ensure 100% field program-mability and function. The PEEL 22CV10Z's flexible architecture provides function compatibility with the bipolar AmPAL22V10 and CMOS PALC22V10, plus eight additional macrocell con-figurations (a total of twelve) for increased design flexibility. The PEEL22CV10Z can be used to replace random SSI/MSI logic circuitry or 24-pin bipolar PAL devices, or implement user-customized sequential and combinatorial functions such as counters, shift registers, state machines, address decoders, multiplexers, etc. Development and programming support for the PEEL22CV10Z is provided by ICT and third-party manufacturers.



5-30





5-31

INTERNATIONAL CMOS TECHNOLOGY, INC.

# 7-46-13-47PEEL 22CV10Z

#### **Function Description**

The PEEL22CV10Z implements logic functions as sum-of-products expressions in a programmable-AND/fixed-OR logic array. User-defined functions are created by programming the connections of input signals into the array. User-configurable output structures in the form of I/O macrocells further increase logic flexibility.

#### **Architecture Overview**

The PEEL22CV10Z architecture is illustrated in the block diagram of figure 2. Twelve dedicated inputs and 10 I/Os provide up to 22 inputs and 10 outputs for creation of logic functions. At the core of the device is a programmable electrically-erasable AND array which drives a fixed OR array. With this structure, the PEEL22CV10Z can implement up to 10 sum-of-products logic expressions.

Associated with each of the 10 OR functions is an I/O macrocell which can be independently programmed to one of 12 different configurations. The programmable macrocells allow each I/O to create sequential or combinatorial logic functions of active-high or active-low polarity, while providing three different feedback paths into the AND array.

#### **AND/OR Logic Array**

The programmable AND array of the PEEL22CV10Z (shown in figure 3) is formed by input lines intersecting product terms. The input lines and product terms are used as follows:

#### 44 Input Lines:

24 input lines carry the true and complement of the signals applied to the 12 input pins

20 additional lines carry the true and complement values of feedback or input signals from the 10 I/Os

#### 132 product terms:

120 product terms (arranged in 2 groups of 8, 10, 12,14, and 16) used to form logical sums

10 output enable terms (one for each I/O)

1 global synchronous preset term

1 global asynchronous clear term

At each input-line/product-term intersection there is an EEPROM memory cell which determines whether or not there is a logical connection at that intersection. Each product term is essentially a 44-input AND gate. A product term which is connected to both the true and compliment of an input signal will always be FALSE, and thus will not effect the OR

function that it drives. When all the connections on a product term are opened, a don't care state exists and that term will always be TRUE. When programming the PEEL22CV10Z, the device programmer first performs a bulk erase to instantly remove the previous pattern. The erase cycle opens every logical connection in the array. The device is configured to perform the user-defined function by programming selected connections in the AND array.

#### **Variable Product Term Distribution**

The PEEL22CV10Z provides 120 product terms to drive the ten OR functions. These product terms are distributed among the outputs in groups of 8, 10, 12, 14, and 16 to form logical sums (see figure 3). This distribution allows optimum use of device resources.

### Programmable I/O Macrocell

The unique twelve-configuration output macrocell provides complete control over the architecture of each output. The ability to configure each output independently permits users to tailor the configuration of the PEEL22CV10Z to the precise requirements of their designs.

#### Macrocell Architecture

Each I/O macrocell, as shown in figure 4, consists of a D-type flip-flop and two signal-select multiplexers. The configuration of each macrocell is determined by the four EEPROM bits (A,B,C,D) controlling these multiplexers. These bits determine: output polarity; output type (registered or non-registered); and input/feedback path (bi-directional I/O, combinatorial feedback, or register feedback). Table 1 shows the bit settings for each of the twelve macrocell configurations.

Equivalent circuits for the twelve macrocell configurations are illustrated in figure 5. In addition to emulating the four PAL-type output structures (configurations 3, 4, 9, and 10) the macrocell provides eight additional configurations.

#### **Output Type**

The signal from the OR array can be fed directly to the output pin (combinatorial function) or latched in the D-type flip-flop (registered function). The D-type flip-flop latches data on the rising edge of the clock and is controlled by the global preset and clear terms. When the synchronous preset term is satisfied, the Q output of the register will be set HIGH at the next rising edge of the clock input. Satisfying the asynchronous clear term will set Q LOW, regardless of the clock state. If both terms are satisfied simultaneously, the clear will override the preset.

#### INTERNATIONAL CMOS TECHNOLOGY, INC.

### **Output Polarity**

Each macrocell can be configured to implement active-high or active-low logic. Programmable polarity eliminates the need for external inverters.

#### **Output Enable**

The output of each I/O macrocell can be enabled or disabled under the control of its associated programmable output enable product term. When the logical conditions programmed on the output enable term are satisfied, the output signal is propagated to the I/O pin. Otherwise, the output buffer is driven into the high-impedance state. Under the control of the output enable term, the I/O pin can function as a dedicated input, output, or a bi-directional I/O.

### Input/Feedback Select

The PEEL22CV10Z macrocell also provides control over the feedback path. The input/feedback signal associated with each I/O macrocell may be obtained from three different locations: from the I/O pin (bidirectional I/O); directly from the Q output of the flipflop (registered feedback); or directly from the OR gate (combinatorial feedback).

#### Bi-directional I/O

The input/feedback signal is taken from the I/O pin when using the pin as a dedicated input or as a bidirectional I/O. (Note that it is possible to create a registered output function with bi-directional I/O.)

### Combinatorial Feedback

The signal-select multiplexer gives the macrocell the ability to feedback the output directly from the OR gate, regardless of whether the output function is registered or combinatorial. This feature allows the creation of asynchronous latches, even when the output must be disabled. (Refer to configurations 5, 6, 7, and 8 in figure 5.)

#### Registered Feedback

Feedback also can be taken from the register, regardless of whether the output function is registered or combinatorial. When implementing configurations 11 and 12, the register can be used for internal latching of data while leaving the external output free for combinatorial functions.

#### "Zero-Power" Mode

The CMOS PEEL22CV10Z features a user-selectable "Zero-Power" standby mode for ultra-low power consumption. When the "Zero-Power" mode is selected, transition-detection circuitry monitors the inputs, I/O (including CLK) and feedback. If the inputs do not change for a period of time equal to approximately [tpp X 2], the outputs are latched in their current state and the device automatically powers-

PEEL<sup>™</sup>22CV10Z -46-13-47 **(170)** 

Figure 4. 22CV10Z Macro Cell Block Diagram

down. When the next transition is detected at the inputs, the device will "wake up" for active operation until the inputs stop switching long enough to trigger the next power-down. When powering up, an additional delay is added to the first output transition. (See A.C. electrical characteristics, note 12, for details.)

The "Zero-power" mode is best used for combinatorial applications since sequential functions will be powered-up with every edge of the clock. Significant power savings can still be realized, however. when running the clock at a modest rate. Figure 6 shows the typical loc vs Input transition frequency for the 22CV10Z when the zero-power mode is programmed.

The Z-bit may be set either in the design file or when programming (depending on the programmer used). For APEEL logic assembler design files, the zeropower mode is selected using the ZERO\_POWER declaration. With other logic compilers, a set fuse (to "0") command for cell location 5848 can be used.

#### **Design Security**

The PEEL22CV10Z provides a special EEPROM security bit that prevents unauthorized reading or copying of designs programmed into the device. The security bit is set by the PLD programmer, either at the conclusion of the programming cycle or as a separate step, after the device has been programmed. Once the security bit is set it is impossible to verify (read) or program the PEEL until the entire device has first been erased with the bulkerase function.

#### Signature Word

The signature word feature allows a 24-bit code to be programmed into the PEEL22CV10Z. The code can be read back even after the security bit has been set. The signature word can be used to identify the pattern programmed into the device or to record the design revision, etc.



PEEL™22CV10Z T-46-13-47




Figure 5. Equivalent Circuits for the Twelve Configurations of the PEEL22CV10Z I/O Macrocell.

Configuration		Input/Feedback Select	Output Select			
#	ABCD					
1	0 0 1 0	Bi-Directional I/O	Register	Active Low		
2	1010		*	Active High		
3	0 1 0 0	4	Combinatorial	Active Low		
4	1 1 0 0	7	H	Active High		
5	0 0 1 1	Combinatorial Feedback	Register	Active Low		
6	1 0 1 1		•	Active High		
7	0 1 1 1	, ,	Combinatorial	Active Low		
8	1111	**	TH.	Active High		
9	0000	Register Feedback	Regisiter	Active Low		
10	1000	W W	•	Active High		
11	0 1 1 0	•	Combinatorial	Active Low		
12	1110		"	Active High		

Table 1. PEEL22CV10Z Macrocell Configuration Bits




Figure 6. Typical Icc vs Input or Clock transition frequency for 22CV10Z ( zero-power mode)



### **Absolute Maximum Ratings**

Exposure to absolute maximum ratings over extended periods of time may affect device reliability. Exceeding absolute maximum ratings may cause permanent damage

Symbol	Parameter	Conditions	Rating	Unit
Vcc	Supply Voltage	Relative to GND	- 0.5 to + 7.0	٧
Vı, Vo	Voltage Applied to Any Pin 3	Relative to GND <sup>1</sup>	- 0.5 to Vcc + 0.6	٧
lo	Output Current	Per pin (lot, loн)	± 25	mA
Тэт	Storage Temperature		- 65 to + 125	.c
TLT	Lead Temperature	Soldering 10 seconds	+ 300	.c

### **Operating Ranges**

Symbol	Afternate Source Symbol	Parameter	Conditions	Min	Max	Unit
Vcc	Vcc	Supply Voltage	Commercial 2	4.75	5.25	٧
TA	TA	Ambient Temperature	Commercial <sup>2</sup>	0	70	.c
TR		Clock Rise Time	See note 4		250	nS
TF		Clock Fail Time	See note 4		250	nS
Tavcc		VCC Rise Time	See note 4		10	mS

### D.C. Electrical Characteristics Over the operating range

Symbol	Alternate Source Symbol*  Parameter Conditions		Conditions	Min	Max	Unit	
Vон	VoH	Output HIGH Voltage - TTL	Vcc = Min, lon = -4.0mA	2.4		٧	
Vонс		Output HIGH Voltage-CMOS	Vcc = Min, loн = -10μA	Vcc - 0.1		٧	
VoL	VoL	Output LOW Voltage - TTL	Vcc = Min, lo <sub>L</sub> = 8mA		0.5	٧	
Volc		Output LOW Voltage-CMOS	Vcc = Min, loL = 10µA		0.1	٧	
ViH	VH	Input HIGH Level		2.0	Vcc + 0.3	>	
ViL	Vit	Input LOW Level		- 0.3	0.8	>	
lix	IL.lih.lix	Input Leakage Current	Vcc = Max, GND ≤ V <sub>IN</sub> ≤ Vcc		±10	μΑ	
loz	loz	Output Leakage Current	I/O = High-Z, GND ≤ Vo≤ Vcc	Ī	±10	μΑ	
Isc	lac	Output Short Circuit Current	Vcc = Max, Vo = 0.5V 10	- 30	- 90	mΑ	
ICCAC	50	Vcc Active Current CMOS	V <sub>IN</sub> = Vcc or GND <sup>5,11</sup>		55 (*65) + 0,5mA/MHz	mA	
ICCAT	fce	Vcc Active Current, TTL	VIN = VIL or VIH 6,11		65 (*75) + 0,5mA/MHz	mA	
lccsz		Vcc Current, "Zero-power" standby	V <sub>IN</sub> = V <sub>CC</sub> or GND <sup>5,11</sup> TA=25°C		200	μΑ	
Cin 8	CiN	Input Capacitance	T <sub>A</sub> = 25°C, V <sub>CC</sub> = 5.0V		6	pF	
Cout 8	Cour	Output Capacitance	@ f = 1MHz		12	pF	

<sup>\*</sup> Alternate source symbols are shown to compare PEEL22CV10Z specifications to other pin-compatible devices. \* 22CV10Z-20 only



# PEEL<sup>™</sup>22CV10Z


T-46-13-47

## A.C. Electrical Characteristics Over the Operating Range 9,13

Symbol	Alternate Source Symbol*	Parameter	22CV10Z-20		22CV10Z-25		22CV10Z-35		Unit
			Min	Max	Min	Max	Min	Мах	
tPD	190	Input <sup>6</sup> or feedback to non-registered output <sup>12</sup>		20		25		35	ns
tos	tea	Input <sup>6</sup> to output enable <sup>7, 12</sup>		20		25		30	ns
top	lga .	Input <sup>6</sup> to output disable <sup>7, 12</sup>		20		25		30	ns
tcoi	tco	Clock to output		15		15		20	ns
tcoz		Clock to combinatorial output delay via internal registered feedback		30		35		45	ns
tsc	ts .	Input <sup>6</sup> or feedback setup to clock <sup>12</sup>	12		15		30		ns
tно	tu.	Input <sup>6</sup> hold after clock	0		0		0		ns
tcl,tch	lw	Clock width - clock low time, clock high time 4	12		13		15		ns
topi		Minimum clock period (register feedback to registered output via Internal path)	25		27		45		ns
f <sub>max1</sub>		Maximum clock frequency (1/tcp1)	40		37		22.2		MHz
tcp2	tp:	Minimum clock period (tsc + tco1) 12	27	<u> </u>	30		50		ns
f <sub>max2</sub>	lmax	Maximum clock frequency (1/tcp2)	37		33.3		20		MHz
taw	taw	Asynchronous Reset pulse width 12	20		25		25		ns
tap	<b>t</b> AP	Input <sup>6</sup> to Asynchronous Reset <sup>12</sup>		25		25		35	ns
tar .	tare	Asynchronous Reset recovery time		25		25		35	ns
TRESET		Power-on reset time for registers in clear state 4		5		5		5	μs

<sup>\*</sup> Alternate source symbols are shown to compare the specifications of the PEEL22CV10Z to other pin-compatible devices.

### **Switching Waveforms**



- 1. Minimum DC input is 0.5V, however inputs may undershoot to 2.0V for periods less than 20nS.

  2. Contact ICT for other operating ranges (industrial, Mil-temp)

  3. V, and Vo are not specified for program/verify operation.

  4. Test points for Clock and Vcc in tq, tc, tcl, tcH, and treset are referenced at 10% and 90% levels.
- 5.I/O pins open (no load).
- 6. Input\* refers to an Input pin signal.
  7. toe is measured from input transition to VREF ± 0.1V, top is measured from input transition to VoL + 0.1V. VREF = VL see test loads at the end of this section.
- 8. Capacitances are tested on a sample basis.
- O. Test conditions assume: signal transition times of 5ns or less from the 10% and 90% points, timing reference levels of 1.5V (unless otherwise specified) and specified test loads (figure 6) 10. One output at a time for a duration of less than 1 second.

  11. Loc for a typical application: This parameter is tested with the device programmed as a 10-bit Counter.

- 12. When leaving the zero-power standby state the first signal transition must add an additional delay of 10ns for these parameters.

  13.PEEL test loads are specified at the end of this section.