, 5								REVISIO	NS									
	SYN	DATE	8	SHT					DESC	CRIPTIC	×					87	CH	APP
N TONE		DATE		SHT	<u> </u>		NARY C	USTOME! 28C16	R PROC /28017	CUREME 7/28C:	ENT 291	ICATI	ON				X	APP
	1			1	ì	34		2 0 <sub>1993</sub> 06085	Dri							1	İ	1
					6	085			G	工		•						
1	8HE	ET	1-	14						T -	T							
	W	TREV																
								1	1	1	_		1	7			7	
	2011		4						<del> </del>	-			1-		$\dashv$		+	
	٣	TREV					L	<u></u>	<u>.                                    </u>	<u>. I</u>	1		<u></u>					
	EASE	DED 0	<b>Y</b>				NSTR	FOR 16	NT sk (2)	(x8) (	MOS	RICAL	LY			ULE		
r	TE		rten erbei -85		ROVED									SPEC. N 101	Ю.	0	7	-2


### 28C16/28C17/28C291 16K (2Kx8) CHOS ELECTRICALLY ERASABLE PROM


### Feetures

- 5 Volt Only Operation
- High Performance/Reliability Double Metal CMOS Technology
- Automatic Write Operation
  - Internal Control Timer
  - Auto-Clear Before Write Operation
- Ready/BUSY Open Drain (28C17 only)
- Data Polling
- Electronic Signature
  - Device Identification
  - Tracking
- On-Chip Address and Data Latches
- Direct Bipolar Prom Replacement (28C291)
- Optimal Chip Clear Function
- Low Power
  - 100uA Standby
  - 80mA Active
- Enhanced/Timed Data Protection Circuitry
- Data Retention > 10 years
- Endurance 10<sup>4</sup> Erase/Write Cycles per Byte
- Full Military & Extended Temperature Ranges
  - O° to 70°C Commercial
  - -40° to 85°C Industrial
  - -55° to 125°C Military
- Extremely Fast 1mS Byte Write Time
- Ultra Fast Access Time
  - 28C16 -3.5 35nS max
  - 28C16 -10 100nS max
  - 28016 -15 150nS max
  - 28C291-3.5 35n5 max
- Chip Clear Operation
- JEDEC Approved Byte-Wide Pin Out

Ao - Aia	ADDRESSES
CE	CHIP ENABLE
0E	OUTPUT ENABLE
WE	WRITE ENABLE
1/0 1/0.	DATA INPUTS/OUTPUTS
RDY/BUSY	READY/BUSY

PIN NAMES





28C16/28C17/28C291

GENERAL INSTRUMENT

**MICROELECTRONICS GROUP** 

SPEC. NO.

10163


SHEET

2

REV

Ao - Aio	ADDRESSES
I/O, - I/O q	DATA INPUTS/OUTPUTS
CST, CS2, CS3	CHIP SELECTS

PIN NAMES



PIN CONFIGURATION

28C16/28C291

28C291

## DESCRIPTION

The General Instrument 28C16, 28C17 and 28C291 are low power, high performance byte wide, 16,384 bit electrically erasable, programmable, non-volatile read-only-memory devices. They are manufactured with General Instrument's advanced non-volatile CMOS technology. This device requires only a five-volt power supply for all modes of operation. An onboard DC to DC converter generates the internal VPP voltage necessary to perform the programming (erase/write) on the non-volatile memory elements.

Data, addresses, and input control signal are latched by the chip during programming, thus freeing the system to perform other functions. Byte writes are self-timed and include an automatic erase before write. All necessary programming voltages are internally generated and timed.

The fast-read access times (28C16/17-3.5 and 28C291-3.5) are compatible with high performance microprocessor applications. To determine when the write cycle is complete, the user has a choice of monitoring the Ready/Busy output or using the Data polling mode. The Ready/Busy pin is an open drain output, allowing easy configuration in multiple systems. Alternatively, Data polling allows the user to read the location last written to when the write operation is complete.

An enhanced power-up/down protection system is included to ensure data integrity. To guard against inadvertent writes, especially during the critical power-up/down transistions, a VCC detect, input control (CE, DE, and WE) and an internal timer are used.

The 28C16 is upwards compatible to "Second Generation" 16KEE devices (i.e., Intel 2817, Xicor 2816, etc.) currently being developed/introduced.



MICROELECTRONICS GROUP

**SPEC. NO.** 10

10163

REV

SHEET 3

A

## DEVICE OPERATION

The General Instrument 28C16 has four basic modes of operation as outlined in the following table.

MODE	(20)	Œ (22)	版 (27)	1/0 (11-13,15-19)	Rdy/Busy (1) Note 1
READ	L	L	Н	Dout	н
STANDBY	Н	X	X	High Z	н
WRITE INHIBIT	н	X	x	High Z	н
WRITE INHIBIT	x	L	x	-	н
WRITE INHIBIT	X	X	н	-	<b>H</b> .
BYTE WRITE	L	Н	L	Din	L
BYTE ERASE	A	utomati	: Bef	ore Each "Wr	ite"


Note 1: Open Drain Output - Pertains to 28C16 only

### Read Mode

The General Instrument 28C16/28C17 and 28C291 have exceptionally fast access times that make it compatible with high performance microprocessor application. With tacc typically less than 35 nSac, its read cycle is similar to that of Eproms and static Rams.

In a microprocessor application, these devices can be read by applying a decoded system address signal to the  $\overline{CE}$  input while using the uProcessor  $\overline{RD}$  signal connected to the  $\overline{OE}$  input.

The 28C16/28C17 has two control functions, both of which must be logically satisfied in order to obtain data at the outputs. Chip Enable ( $\overline{\text{CE}}$ ) is the power control and should be used for device selection. Output Enable ( $\overline{\text{OE}}$ ) is the output control and is used to gate data to the output pins independent of device selection. Assuming that addresses are stable, address access time (tACC) is equal to the delay from  $\overline{\text{CE}}$  to output (tCE). Data is available at the outputs tOE after the falling edge of  $\overline{\text{OE}}$ , assuming that  $\overline{\text{CE}}$  has been low and addresses have been stable for at least tACC-tOE.



### DEVICE OPERATION- continued

#### Standby Hode

The 2BC16/2BC17 has a standby mode in which power consumption is reduced by 300 percent. This offers power supply benefits and reduced system bus noise. This mode is initiated when the device is deselected (CE = VIH). The data pins are put into the high impedance state regardless of the signals applied to the OE and WE — which may be left active for the reading and writing of other devices in the system.

### Write Mode

When commanded to byte write, the 28C16/28C17 and 28C291 automatically latches the eddress, data and control signals, and starts the write. While in the write operation, the Ready/Busy open drain output is low. The data bus is not used by the 28C16/28C291 while writing, allowing the system to perform other tasks.

After the write cycle is initiated with the WE strobe pulse, the 28C16/28C17/28C291 completes the cycle off line in two transparent steps which are completely self-timed. First, the existing data at the addressed location is auto-matically erased. At the beginning of this step, the inputs are locked out, the data lines are brought to a high impedence state, and the Ready/Busy signal is lowered to VOL. Second, the new data byte is written into the device. At the end of this write process, the Ready/Busy signal will be allowed to raise to VOH which may be used to notify the processor that the write cycle is complete and the device is ready for new read or write commands.



MICROELECTRONICS GROUP

**SPEC. NO.** 10163 **SHEET** 5

REV A

### DATA POLLING

The 28C16/28C17 and 28C219 features Data Polling to signal the completion of a byte or page write cycle. During a write cycle, an attempted read of the last byte written results in the data compliment of that byte at I/O7. After completion of the write cycle, true data is available. Data polling allows a simple read/compare operation to determine the status of the chip eliminating the need for external hardware.

### RETENTION/ENDURANCE

Read retention for data written into the 28C16/28C17 and 28C291 is greater than 10 years, with up to  $10^4$  write cycles. There is no limit to the number of times data may be read.

#### DATA PROTECTION

In order to insure data integrity, especially during critical power up and power down transitions, the following enhanced data protection circuits are incorporated.

An internal VCC detect (3.8 volts typical) will inhibit the initiation of a non-volatile programming operation when VCC is less than the VCC detect circuit trip. In addition, on power up an internal timer (1mSec) will inhibit the recognition of any program operation. During this period, all normal read functions will be operational. After both the VCC detection and the internal timer have expired, normal programming operation may be exercised.

There is a  $\overline{\text{ME}}$  lockout circuit that prevents  $\overline{\text{ME}}$  pulses of less that 20nS duration from initiating a write cycle.

Holding  $\overline{\text{WE}}$  or  $\overline{\text{CE}}$  high, or  $\overline{\text{DE}}$  low, inhibits a write cycle during power-on and power-off (VCC).

## DPTIONAL CHIP ERASE (Write)

All data may be written to "1"'s (erased) in a chip erase cycle by raising  $\overline{\text{DE}}$  to 12 volts and bringing the  $\overline{\text{WE}}$  low.

All "O"'s condition may be obtained by raising both  $\overline{CE}$  and  $\overline{DE}$  to 12 volts and then bringing  $\overline{WE}$  low.

## PRODUCT AVAILABILITY BY TEMPERATURE RANGE

Temperature Range	28C16-3.5 28C17-3.5 28C291-3.5	28C16-10 28C17-10	28C16-15 28C17-15
0°C - +70°C	<b>V</b>	1	
-40°C - +85°C	Note 1	1	1
-55°C - +125°C	Note 2	1	1

Note 1: Tacc max 45nS Note 2: Tacc max 55nS

GENERAL INSTRUMENT MICROELECTRONICS GROUP SPEC. NO. 10163 REV A

# Absolute Meximum Retings - 28C16/28C17

Temperature Under Bias -10°C to +80°C
Storage Temperature -65°C to +125°C
All Input Voltages with
Respect to Ground +6.25V to -0.6V
All Output Voltages with
Respect to Ground VCC+.6V to -.6V
Voltage on Pin 22 with
Respect to Ground +13.5V to -0.6V

NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

### D.C. Characteristics

TA =  $0^{\circ}$ C to  $70^{\circ}$ C, VCC = 5V + 10%, unless otherwise specified.

Symbol	Parameter	Min	Max	Unite	Conditions
ILI ILO ICC1 ICC2 VIL VIH VOL VOH VLKO	Input Leakage Current Output Leakage Current VCC Current Standby  VCC Current Active Input Low Voltge Input High Voltage Output Low Voltage Output High Voltage VCC Lockout Level for Data Protection	1 2.0 2.4 3.5	10 10 100 2 80 +.8 VCC+1V .40	UA UA WA WA V V V	1 to VCC + 11 to VCC + .1 TE=VCC+1 to VCC3 TE=VIH (+12v) f=20MHz  IOL=2.1mA IOH=-400uA

GENERAL	MICROEL ECTRONICS GROUP	SPEC. NO.	10163	REV
INSTRUMENT	MICROELECTRONICS GROUP	SHEET	7	Α

## Absolute Maximum Ratings - 280291

Temperature Under Bias -10°C to +80°C
Storage Temperature -65°C to +125°C
All Input Voltages with
Respect to Ground +6.25V to -0.6V
All Output Voltages with
Respect to Ground VCC+.6V to -.6V
Voltage on Pin 22 with
Respect to Ground +13.5V to -0.6V

NOTICE: Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## D.C. Cheracteristics

 $TA = 0^{\circ}C$  to  $70^{\circ}C$ , VCC = 5V + 10%, unless otherwise specified.

Symbol	Parameter	Min	Max	Unite	Conditions
ILI ILO ICC1 ICC2 VIL VIH VOL VOH VLKO	Input Leakage Current Output Leakage Current VCC Current Standby  VCC Current Active Input Low Voltge Input High Voltage Output Low Voltage Output High Voltage VCC Lockout Level for Data Protection	1 2.0 2.4 3.5	10 10 100 40 80 +.8 VCC+1V .40	UA UA MA MA V V	1 to VCC + 11 to VCC + .1 CE=VCC+1 to VCC3 CE=VIH (+12v) f=20MHz IOL=2.1mA IOH=-400uA


GENERAL	ANODOE! ECTRONICS CROUP	SPEC. NO.	10163	REV
INSTRUMENT	MICROELECTRONICS GROUP	SHEET	8	A

Read Cycle 28C16/28C17

: .·

VCC =  $+5V \pm 10\%$  (unless otherwise specified)

		1	-3.5 1-3.5	2801	6-10	2801	6-15		Test
Symbol	Parameter	Min	Max	Min	Hax	Min	Max	Units	Conditions
tACC (2)	Address to Output Delay		35		100		55	nS	CE=OE=VIL
tCE	CE to Output Delay	35		100		150		n\$	DE=VIL
FACE	CE Pulse Width	35		100		150		nS	CE=DE=VIL
t D E	OE to Output Delay		20		40		50	n\$	CE=VIL
tDF (1,3)	DE High to Output Float	0	20	0	40	0	50	nS	CE=VIL
tDH	Output Ho <u>ld</u> from <u>Ad</u> dress, CE or OE, whichever occurred first	0	_	0		0		n\$	CE=OE=VIL



## NOTES:


- 1. This parameter is only sampled and is not 100% tested.
- 2. DE may be delayed up to tACC-tOE after the falling edge of CE without impact on tACC.
- 3. tDF is specified from OE or CE, whichever occurs first.

GENERAL	MICROEL ECTRONICS GROUP	SPEC. NO.	10163	REV
INSTRUMENT	MICROELECTRONICS GROUP	SHEET	9	A

BYTE Write Cycle 28C16/28C17


TA = 0°C to 70°C, VCC =  $+5V \pm 10\%$  (unless otherwise specified)

Symbol	Parameter	Min	Typ	Max	Units	Notes
t A S	Address, Setup Time	. 0			nS	
t A H	Address, Hold Time	25			nS	
tWP	Write Pulse Width	25		1000	n S	
tDS	Data Setup Time	25			nS	
t DH	Date Hold Time	0			nS	
tDB	Time to Device Busy			25	nS	
<b>t</b> WR	Write Cycle Time			1	#Sec	
t OEH	OE Hold Time	20			nS	
t OES	OE Setup Time	20			nS	<del></del>



INSTRUMENT	MODOEL ECTRONICS GROUP	SPEC. NO.	10163	REV
	MICROELECTRONICS GROUP	SHEET	10	A

## CHIP ERASE WRITE 28C16/28C17



# SUPPLEMENTARY CONTROL

Mode .	CE (20)	0E (22)	WE (27)	Ai	vcc	Di - Oi (11-13,15-19)	RDY/BUSY
Chip Erase	VIL	VH		X	VCC		
Extra Row Read	VIL	VIL	VIH	A9=VH	VCC	DOUT	
Extra Row Write		VIH		A9=VH	VCC	DIN	


VH = 12.0 ± .5 volts

GENERAL INSTRUMENT MICROELECTRONICS GROUP SPEC. NO. 10163 REV A

BYTE Write Cycle 28C291

TA = 0°C to 70°C, VCC =  $+5V \pm 10\%$  (unless otherwise specified)

Symbol	Parameter	Min_	Тур	Hax	Unite	Notes
t A S	Address Setup Time	0			n5	
tAH, tOEH	Address Hold Time	40			n\$	
tWP	Write Pulse Width	40		1000	n\$	
tDS	Data Setup Time	40			nS	
t DH	Data Hold Time	0			n5	
tWR	Write Cycle Time			1	mSec	




GENERAL	MICROEL ECTRONICS GROUP	SPEC. NO. 10163	10163	REV
	MICHOELEC I NORICS GROOP	SHEET	12	Α

Read Cycle 28C291


TA = 0°C to 70°C, VCC =  $+5v \pm 10\%$  (unless otherwise specified)


Symbol	Parameter	Min	Тур	Max	Units
ŁAA	Address Access Time			35	nSec
ŁAC	Enable Access Time			25	nSec
ŁDC	Enable Recovery Time			25	nSec




Dutput Load: tAA is tested with switch S1 closed and CL=3-pf. tAC is tested with CL=30pf to the 1.5v level. S1 is open for high impedance to High test and closed for high impedance to low tests. tER is tested with CL=5pf. High to high impedance tests are made with S1 open to an output voltage of VOH -.5v with S1 open. Low to high impedance tests are made to the VOL +.5v level with S1 closed.


GENERAL		SPEC. NO.	10163	REV
INSTRUMENT	MICROELECTRONICS GROUP	SHEET	13	Α





**28C17** 





28C291/28C16

GENERAL MI

MICROELECTRONICS GROUP

SPEC. NO. SHEET 10163

14

REV