


ST90E54 ST90T54

32K EPROM HCMOS MCUs WITH BANKSWITCH AND A/D CONVERTER

ADVANCE DATA


- Single chip microcontroller with 32K bytes of EPROM, 1,280 bytes of static RAM and 256 bytes of register file with 224 general purpose registers available as RAM, accumulators or index pointers.
- Bank-Switch logic allowing a maximum addressing capability of 8M bytes in both program and data spaces (16M byte total).
- 8/16 bit CORE with full feature DMA controller, a powerful interrupt handler and a Standard Serial Peripheral Interface (SPI) handling S-bus, I²Cbus, IM-bus and Standard Serial Peripheral Interfaces.
- Up to 8 external interrupts edge-selectable plus 1 non-maskable interrupt.
- 16 bit programmable Timer with 8 bit Prescaler, able to be used as a Watchdog Timer for system integrity.
- Three 16 bit Multifunction Timer modules, each with an 8 bit prescaler and 13 operating modes, allowing simple use for complex waveform generation and measurement, PWM functions and many other system timing operations.
- 8 channel Analog to Digital Converter, with integral sample and hold, fast 11µs conversion time, 8 bit ±1/2 LSB resolution with Analog Watchdog on two channels.
- Two full function Serial Communications Interfaces with 110 to 375000 baud rate generator, asynchronous and byte synchronous capability



(fully programmable format) and address/wake-up bit option.

- On-chip DMA channels associated to the Multifunction Timers and the Serial Communications Interface.
- Up to nine 8 bit I/O ports with programmable input thresholds and output characteristics. Alternative functions allow the full use of all pins.
- Powerful software development tools, including assembler, linker, C-compiler, archiver, software and hardware emulators.
- 84-lead Window Ceramic Leaded Chip Carrier package for ST90E54.
- 84-lead Plastic Leaded Chip Carrier package for ST90T54.

Figure 1. ST90E54 Block Diagram




May 1991

1/23

This is advance information on a new product in development or undergoing evaluation. Details are subject to change without notice

Figure 2. ST90E54,T54 Pin Configuration



Note 1: P70/AIN0/ADTRG/WR4DRDY/RX0CKIN/WDIN/BSH_EN1.

GENERAL DESCRIPTION

The ST90E54 and ST90T54 (following mentioned as ST90E54) are EPROM members of the ST9 family of microcontrollers, in windowed ceramic (E) and plastic OTP (T) packages respectively, completely developed and produced by SGS-THOM-SON Microelectronics using a proprietary n-well HCMOS process.

The EPROM parts are fully compatible with their ROM versions and this datasheet will thus provide only information specific to the EPROM based devices.

THE READER IS ASKED TO REFER TO THE DATASHEET OF THE ST9054 ROM-BASED DE-VICE FOR FURTHER DETAILS.

The EPROM ST90E54 may be used for the prototyping and pre-production phases of development, and can be configured as: standalone microcontrollers with 32K bytes of on-chip EPROM, microcontrollers able to manage up to 120K bytes of external memory, (16M byte with the Bankswitch logic), or as parallel processing elements in a system with other processors and peripheral controllers.

A key point of the ST90E54 architecture is its modular approach which allows software commonality with all other members of the ST9 family.

The nucleus of the modular design of the ST90E54 is the advanced Core which includes the Central Processing Unit (CPU), the Register File, a 16 bit Timer/Watchdog with 8 bit Prescaler, a Serial Peripheral Interface supporting S-bus, I²C-bus and IM-bus Interface, plus two 8 bit I/O ports. The Core has independent memory and register buses allowing a high degree of pipelining to add to the efficiency of the code execution speed of the extensive instruction set.

GENERAL DESCRIPTION (Continued)

The powerful I/O capabilities demanded by microcontroller applications are fulfilled by the ST90E54 with up to 72 I/O lines dedicated to digital Input/Output. These lines are grouped into up to nine 8 bit I/O Ports and can be configured on a bit basis under software control to provide timing, status signals, address and data buses for interfacing external memory, timer inputs and outputs, analog inputs, external interrupts and serial or parallel I/O with or without handshake.

Three basic memory spaces are available to support this wide range of configurations: Program Memory (internal and external), Data Memory (internal and external) and the Register File, which includes the control and status registers of the on-chip peripherals.

Three 16 bit MultiFunction Timers, each with an 8 bit Prescaler and 13 operating modes allow simple use for complex waveform generation and measurement, PWM functions and many other system timing functions by the usage of the two associated DMA channels for each timer.

In addition there is an 8 channel Analog to Digital Converter with integral sample and hold, fast 11 μ s conversion time and 8 bit $\pm 1/2$ LSB resolution. An Analog Watchdog feature is included for two input channels.

Completing the device are two full duplex Serial Communications Interfaces, each with an integral 110 to 375000 baud rate generator, asynchronous and byte synchronous capability (fully programmable format) and associated address/wake-up option, plus two DMA channels.

PIN DESCRIPTION

AS. Address Strobe (output, active low, 3-state). Address Strobe is pulsed low once at the beginning of each memory cycle. The rising edge of \overline{AS} indicates that address, Read/Write ($\overline{R/W}$), and Data Memory signals are valid for program or data memory transfers. Under program control, \overline{AS} can be placed in a high-impedance state along with Port 0, Port 1, Port 6, Data Strobe (\overline{DS}) and $\overline{R/W}$.

DS. Data Strobe (output, active low, 3-state). Data Strobe provides the timing for data movement to or from Port 0 for each memory transfer. During a write cycle, data out is valid at the leading edge of

DS. During a read cycle, Data In must be valid prior to the trailing edge of DS. When the ST90E54 accesses on-chip memory, DS is held high during the whole memory cycle. It can be placed in a high impedance state along with Port 0, Port 1, Port 6, AS and R/W.

R/W. Read/Write (output, 3-state). Read/Write determines the direction of data transfer for external memory transactions. R/W is low when writing to external program or data memory, and high for all other transactions. The timing of R/W may be modified when using the Bank Switch Logic memory expansion to prevent external timing conflicts. R/W can be placed in a high impedance state along with Port 0, Port 1, Port 6, AS and DS.

RESET/VPP. Reset (input, active low) or VPP (input). The ST9 is initialised by the Reset signal. With the deactivation of RESET, program execution begins from the Program memory location pointed to by the vector contained in program memory locations 00h and 01h. In the EPROM programming Mode, this pin acts as the programming voltage input VPP.

OSCIN, OSCOUT. Oscillator (input and output). These pins connect a parallel-resonant crystal (24MHz maximum), or an external source to the on-chip clock oscillator and buffer. OSCIN is the on-chip clock oscillator inverter and internal clock generator; OSCOUT is the output of the oscillator inverter.

 AV_{DD} . Analog V_{DD} of the Analog to Digital Converter.

 $\mbox{\bf AVss}.$ Analog $\mbox{\bf V}_{\mbox{\bf SS}}$ of the Analog to Digital Converter.

VDD. Main Power Supply Voltage (5V±10%)

Vss. Digital Circuit Ground.

P0.0-P0.7, P1.0-P1.7, P2.0-P2.7, P4.0-P4.7, P5.0-P5.7, P6.0-P6.7, P7.0-P7.7, P8.0-P8.7, P9.0-P9.7 I/O Port Lines (Input/Output, TTL or CMOS compatible). 8 lines grouped into I/O ports of 8 bits, bit programmable under program control as general purpose I/O or as Alternate functions (see next section).

I/O Port Alternate Functions.

Each pin of the I/O ports of the ST90E54 may assume software programmable Alternative Functions as shown in the Pin Configuration Drawings. Table 1 shows the Functions allocated to each I/O Port pins.

Table 1. ST90E54,T54 I/O Port Alternate Function Summary

I/O PORT	Name	Function		
Port.bit	- Name	IN/OUT	Alternate Function	Pin
P0.0	A0/D0	1/0	Address/Data bit 0 mux	27
P0.1	A1/D1	I/O	Address/Data bit 1 mux	28
P0.2	A2/D2	I/O	Address/Data bit 2 mux	29
P0.3	A3/D3	1/0	Address/Data bit 3 mux	30
P0.4	A4/D4	I/O	Address/Data bit 4 mux	31
P0.5	A5/D5	I/O	Address/Data bit 5 mux	32
P0.6	A6/D6	I/O	Address/Data bit 6 mux	33
P0.7	A7/D7	1/0	Address/Data bit 7 mux	35
P1.0	A8	0	Address bit 8	11
P1.1	A9	0	Address bit 9	12
P1.2	A10	0	Address bit 10	13
P1.3	A11	0	Address bit 11	14
P1.4	A12	0	Address bit 12	15
P1.5	A13	0	Address bit 13	16
P1.6	A14	0	Address bit 14	17
P1.7	A15	0	Address bit 15	18
P2.0	BS0	0	Bank Switch Address 0 (A16)	48
P2.1	BS1	0	Bank Switch Address A17	49
P2.2	BS2	0	Bank Switch Address A18	50
P2.3	BS3	0	Bank Switch Address A19	51
P2.4	BS4	0	Bank Switch Address A20	52
P2.5	BS5	0	Bank Switch Address A21	53
P2.6	BS6	0	Bank Switch Address A22	54
P2.7	BS7	0	Bank Switch Address A23	55
P4.0		1/0	I/O Handshake Port 4	40
P4.1		I/O	I/O Handshake Port 4	41
P4.2		I/O	I/O Handshake Port 4	42
P4.3		I/O	I/O Handshake Port 4	43
P4.4	INT0	I	External interrupt 0	44

4/23

SGS-THOMSON

Table 1. ST90E54,T54 I/O Port Alternate Function Summary (Continued)

I/O PORT	Name	Function	Alternate Function	Pin
Port.bit	Name	IN/OUT	7	
P4.4	WDOUT	0	T/WD output	44
P4.4		I/O	I/O Handshake Port 4	44
P4.5	INT4	i	External interrupt 4	45
P4.5	BUSACK	0	External Bus Acknowledge	45
P4.5		1/0	I/O Handshake Port 4	45
P4.6	INT5	ı	External interrupt 5	46
P4.6	TOOUTB	0	MF Timer 0 output B	46
P4.6		I/O	I/O Handshake Port 4	46
P4.7	TOOUTA	0	MF Timer 0 output A	47
P4.7	BUSREQ	Î	External Bus Request	47
P4.7		I/O	I/O Handshake Port 4	47
P5.0		1/0	I/O Handshake Port 5	6
P5.1		1/0	I/O Handshake Port 5	5
P5.2		1/0	I/O Handshake Port 5	4
P5.3		1/0	I/O Handshake Port 5	3
P5.3	P/D	0	Program/data space select	3
P5.4	T1OUTA	0	MF Timer 1 output A	2
P5.4		1/0	I/O Handshake Port 5	2
P5.5	T1OUTB	0	MF Timer 1 output B	1
P5.5		I/O	I/O Handshake Port 5	1
P5.6	T3OUTA	0	MF Timer 3 output A	84
P5.6		1/0	I/O Handshake Port 5	84
P5.7	ТЗОИТВ	0	MF Timer 3 output B	83
P5.7		1/0	I/O Handshake Port 5	83
P6.0	A0	0	Address bit 0 (non mux)	19
P6.1	A1	0	Address bit 1 (non mux)	20
P6.2	A2	0	Address bit 2 (non mux)	21
P6.3	A3	0	Address bit 3 (non mux)	22
P6.4	A4	0	Address bit 4 (non mux)	23



5/23

Table 1. ST90E54,T54 I/O Port Alternate Function Summary (Continued)

I/O PORT	Name	Function	Altornote Francisco	
Port.bit	Nume	IN/OUT	Alternate Function	Pin
P6.5	A5	0	Address bit 5 (non mux)	24
P6.6	A6	0	Address bit 6 (non mux)	25
P6.7	A7	0	Address bit 7 (non mux)	26
P7.0	AIN0	I	A/D Analog input 0	64
P7.0	ADTRG	I	A/D conversion trigger	64
P7.0	WRRDY4	1	Handshake Write Ready P4	64
P7.0	RX0CKIN	1	SCI0 Receive Clock input	64
P7.0	WDIN	ı	T/WD input	64
P7.0	BSH_EN1	ı	Bank Switch High Nibble Enable	64
P7.1	AIN1	I	A/D Analog input 1	65
P7.1	RDRDY4	0	Handshake Read Ready P4	65
P7.1	SDI	ı	SPI Serial Data In	65
P7.1	TOINB	1	MF Timer 0 input B	65
P7.2	AIN2	ı	A/D Analog input 2	66
P7.2	CLK0OUT	0	SCI0 Byte Sync Clock output	66
P7.2	TX0CKIN	ı	SCI0 Transmit Clock input	66
P7.2	BSL_EN1	1	Bank Switch Low Nibble Enable	66
P7.3	AIN3	ı	A/D Analog input 3	67
P7.3	P/D	0	Program/data space select	67
P7.3	TOINA	ı	MF Timer 0 input A	67
P7.4	AIN4	ı	A/D Analog input 4	68
P7.5	AIN5	1	A/D Analog input 5	69
P7.6	AIN6	1	A/D Analog input 6	70
P7.7	AIN7	ļ.	A/D Analog input 7	71
P8.0	WRRDY5	ı	Handshake Write Ready P5	61
P8.0	T3INA	ı	MF Timer 3 input A	61
P8.1	RDRDY5	0	Handshake Read Ready P5	60
P8.1	TIINB	1	MF Timer 1 input B	60
P8.2	INT1		External interrupt 1	79

6/23

SGS-THOMSON MICROELECTROMICS

Table 1. ST9054 I/O Port Alternate Function Summary (Continued)

I/O PORT	Name	Function	Alternate Function	Pin
Port.bit	- Name	IN/OUT	Attended I direction	
P8.2	T1OUTA	0	MF Timer 1 output A	79
P8.2	WRSTB5	0	Handshake Write Strobe P5	79
P8.3	INT3	I	External interrupt 3	78
P8.3	T1OUTB	0	MF Timer 1 output B	78
P8.3	RDSTB5	ŀ	Handshake Read Strobe P5	78
P8.4	T1INA	1	MF Timer 1 input A	77
P8.4	WAIT	1	External Wait input	77
P8.4	WDOUT	0	T/WD output	77
P8.5	P/D	0	Program/data space select	76
P8.5	T3INB	ı	MF Timer 3 input B	76
P8.6	INT7	I	External interrupt 7	75
P8.6	T3OUTA	0	MF Timer 3 output A	75
P8.7	NMI	1	Non-Maskable Interrupt	74
P8.7	тзоитв	0	MF Timer 3 output B	74
P9.0	S1OUT	0	SCI1 Serial Output	56
P9.1	TOOUTB	0	MF Timer 0 output B	57
P9.1	S1IN	ı	SCI1 Serial Input	57
P9.2	CLK10UT	0	SCI1 Byte Sync Clock output	58
P9.2	TX1CKIN	1	SCI1 Transmit Clock input	58
P9.3	RX1CKIN	I	SCI1 Receive Clock input	59
P9.3	TOOUTA	0	MF Timer 0 output A	59
P9.4	SOOUT	0	SCI0 Serial Output	60
P9.5	SOIN	1	SCI0 Serial Input	61
P9.5	BUSACK	0	External Bus Acknowledge	61
P9.6	INT2	1	External interrupt 2	62
P9.6	SCK	0	SPI Serial Clock	62
P9.6	WRSTB4	0	Handshake Write Strobe P4	62
P9.7	INT6	ı	External interrupt 6	63
P9.7	SDO	0	SPI Serial Data Out	63



ST90E54 CORE

The Core or Central Processing Unit (CPU) of the ST90E54 includes the 8 bit Arithmetic Logic Unit and the 16 bit Program Counter, System and User Stack Pointers. The microcoded Instruction Set is highly optimised for both byte (8 bit) and word (16 bit) data, BCD and Boolean data types, with 14 addressing modes. Two 8 bit I/O ports are connected to the Core module for external memory interfacing, while a 16 bit Timer/Watchdog gives system security and timing functions, and a Serial Peripheral Interface allows for synchronous communication. Three independent buses are controlled by the Core, a 16 bit Memory bus, an 8 bit Register addressing bus and a 6 bit Interrupt/DMA bus connected to the interrupt and DMA controllers. in the on-chip peripherals and the Core. This multiple bus architecture allows a high degree of pipelining and parallel operation within the ST90E54, giving it its efficiency in both numerical calculations and communication with the on-chip peripherals.

MEMORY

The memory of the ST90E54 is functionally divided into two areas, the Register File and Memory. The Memory may optionally be divided into two spaces. each having a maximum of 65,536 bytes. The Memory may be expanded with the Bankswitch logic to give paging of the top 32K bytes of each

space to expand the ST90E54 addressing capability to 8M bytes in each space. The two memory spaces are separated by function, one space for Program code, the other for Data. The ST90E54 32K bytes of on-chip EPROM memory is selected at memory addresses 0 through 7FFFh (hexadecimal) in the PROGRAM space, while the ST90T54 OTP version has the top 64 bytes of the program space reserved by SGS-THOMSON for testing purposes. The Data space includes the 1,280 bytes of on-chip RAM at addresses 0 through 04FFh.

Off-chip memory, addressed using the address and data buses (Port 0, Port 1 and Port 6), may be divided into the Program and Data spaces by the external decoding of the Program/Data select pin (P/D) available as an Alternate function. At addresses greater than the first 32K of program space, the ST90E54 executes external memory cycles for instruction fetches. The Data Strobe DS will not be generated when accessing the internal memory. The on-chip general purpose Registers may be used as additional RAM memory for minimum chip count systems.

EPROM PROGRAMMING

The 32,768 of EPROM memory of the ST90E54 (32,704 for the ST90T54) may be programmed by using the EPROM Programming Boards (EPB) available from SGS-THOMSON.

FIGURE 3. Memory Spaces, Bankswitch Disable





Figure 4. Memory Spaces, Bankswitch Enabled



SGS-THOMSON 9/23

ABSOLUTE MAXIMUM RATINGS

Symbol	Parameter	Value	Unit
V _{DD}	Supply Voltage	- 0.3 to 7.0	
AV _{DD} , AV _{SS}	Analog Supply Voltage	Vss ≤ AVss< AVDD ≤ VDD	
Vı	Input Voltage	Vss - 0.3 to V _{DD} +0.3	
Vo	Output Voltage	Vss - 0.3 to V _{DD} +0.3	
VPP	Input Voltage on VPP Pin	- 0.3 to 13.5	
TstG	Storage Temperature	- 55 to + 150	°C

Note: Stresses above those listed as "absolute maximum ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these conditions is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Va	Value		
		Min.	Max.	Unit	
TA	Operating Temperature	- 40	85	°C	
V _{DD}	Operating Supply Voltage	4.5	5.5	V	
fosce	External Oscillator Frequency		24	MHz	
fosci	Internal Oscillator Frequency		12	MHz	

DC ELECTRICAL CHARACTERISTICS

 $(V_{DD} = 5V \pm 10\% T_A = -40 \,^{\circ}\text{C} \text{ to } + 85 \,^{\circ}\text{C}, \text{ unless otherwise specified})$

Symbol	Parameter	Test Conditions		Value			
			Min.	Тур.	Max.	Unit	
VIHCK	Clock Input High Level	External Clock	0.7 V _{DD}		V _{DD} + 0.3	V	
VILCK	Clock Input Low Level	External Clock	- 0.3		0.3 V _{DD}	V	
V _{tH}	Input High Level	TTL	2.0		V _{DD} + 0.3	V	
		CMOS	0.7 V _{DD}		VDD + 0.3	V	
VIL	Input Low Level	TTL	- 0.3		0.8	V	
		CMOS	- 0.3		0.3 V _{DD}	V	
ViHRS	Reset Input High Level		0.7 V _{DD}		V _{DD} + 0.3	V	
VILRS	Reset Input Low Level		-0.3		0.3 V _{DD}	v	
VHYRS	Reset Input Hysteresis		0.3		1.5	V	
Vон	Output High Level	Push Pull, Iload = - 0.8mA	V _{DD} - 0.8			٧	
Vol.	Output Low Level	Push Pull or Open Drain, Iload = - 1.6mA			0.4	V	
lwpu	Weak Pull-up Current	Bidirectional Weak Pull-up, VoL = 0V	- 80	- 200	- 420	μА	


10/23 SGS-THOMSON MURRING REPORTS REPO

DC ELECTRICAL CHARACTERISTICS (continued)

Symbol	Parameter	Test Conditions		Value		_ Unit
OyiiiD0i	raidificter	Test conditions	Min.	Тур.	Max.	7
IAPU	Active Pull-up Current, for INT0 and INT7 only	V _{IN} < 0.8V	- 80	- 200	- 420	μА
ILKIO	I/O Pin Input Leakage	Input/Tri-State, 0V < VIN < VDD	- 10		+ 10	μА
ILKRS	Reset Pin Input Leakage	0V < VIN < VDD	- 30		+ 30	μА
ILKAD	A/D Pin Input Leakage	Alternate Function, Open Drain, 0V < V _{IN} < V _{DD}	-3		+ 3	μА
ILKAP	Active Pull-up Input Leakage	0V < V _{IN} < 0.8V	– 10		+ 10	μА
likos	OSCIN Pin Input Leakage	0V < VIN < VDD	- 10		+ 10	μА
loo	Run Mode Current	24MHz, Note 1		32	70	mA
		4MHz, Note 1		6	12	mA
IDP2	Run Mode Current	24MHz, Note 1		19	40	mA
	Prescale by 2	4MHz, Note 1		4	8	mA
lwFi	WFI Mode Current	24MHz, Note 1		9	18	mA
		4MHz, Note 1		2.5	5	mA
IHALT	HALT Mode Current	24MHz, Note 1			100	μА
V _{PP}	EPROM Programming Voltage		12.2	12.5	12.8	٧
lpp	EPROM Programming Current		-		30	mA

Note: 1. All I/O Ports are configured in Bidirectional Weak Pull-up Mode with no DC load, External Clock pin (OSCIN) is driven by square wave external clock. No peripheral working. External interface not active (Internal Program Execution).

DC TEST CONDITIONS



SGS-THOMSON MICROELECTRONICS

11/23

AC ELECTRICAL CHARACTERISTICS

CLOCK TIMING TABLE

 $(V_{DD} = 5V \pm 10\%, T_A = -40^{\circ}C \text{ to } + 85^{\circ}C, \text{ unless otherwise specified})$


Ν°	Symbol	Parameter	Value		Unit	Note
		Turumeter	Min.	Max.	Unit	Note
1	ТрС	OSCIN Clock Period	41.5		ns	а
			83		ns	b
2	TrC, TfC	OSCIN Rise and Fall Time		12	ns	
3	TwCL, TwCH	OSCIN Low and High Width	25	12	ns	а
			38		ns	b

Notes:

a. b. Clock divided by 2 internally (MODER.DIV2=1)

Clock not divided by 2 internally (MODER.DIV2=0)

CLOCK TIMING



12/23

SGS-THOMSON

EXTERNAL BUS TIMING TABLE ($V_{DD} = 5V \pm 10\%$, $T_A = -40$ °C to +85 °C, Cload = 50pF, CPUCLK = 12MHz, unless otherwise specified)

			Value (Note)				
N°	Symbol	Symbol Parameter	OSCIN Divided By 2	OSCIN Not Divided By 2	Min.	Max.	Unit
1	TsA (AS)	Addres <u>s</u> Set-up Time before AS ↑	TpC (2P+1) -22	TwCH+PTpC -18	20		ns
2	ThAS (A)	Address Hold Time after AS ↑	TpC -17	TwCL -13	25		ns
3	TdAS (DR)	AS ↑ to Data Available (read)	TpC (4P+2W+4) -52	TpC (2P+W+2) -51		115	ns
4	TwAS	AS Low Pulse Width	TpC (2P+1) -7	TwCH+PTpC -3	35		ns
5	TdAz (DS)	Address Float to DS ↓	0	0	0		ns
6	TwDSR	DS Low Pulse Width (read)	TpC (4P+2W+3) -20	TwCH+TpC (2P+W+1) - 16	105		ns
7	TwDSW	DS Low Pulse Width (write)	TpC (2P+2W+2) -13	TpC (P+W+1) -13	70		ns
8	TdDSR (DR)	DS ↓ to Data Valid Delay (read)	TpC (4P+2W-3) -50	TwCH+TpC(2P+W+1) 46		75	ns
9	ThDR (DS)	Data to DS ↑ Hold Time (read)	0	0	0		ns
10	TdDS (A)	DS ↑ to Address Active Delay	TpC7	TwCL -3	35		ns
11	TdDS (AS)	DS ↑ to AS ↓ Delay	TpC -18	TwCL -14	24		ns
12	TsR/W (AS)	R/W Set-up Time before AS↑	TpC (2P+1) -22	TwCH+PTpC -18	20		ns
13	TdDSR (R/W)	DS ↑ to R/W and Address Not Valid Delay	TpC -9	TwCL -5	33		ns
14	TdDW (DSW)	Write Data Valid to DS ↓ Delay (write)	TpC (2P+1) -32	TwCH+PTpC28	10		ns
15	ThDS (DW)	Data Hold Time after DS ↑ (write)	TpC -9	TwCL -5	33		ns
16	TdA (DR)	Address Valid to Data Valid Delay (read)	TpC (6P+2W+5) -68	TwCH+TpC (3P+W+2) - 64		140	ns
17	TdAs (DS)	AS ↑ to ĎŠ ↓ Delay	TpC -18	TwCL -14	24		ns

Note: The value left hand two columns show the formula used to calculate the timing minimum or maximum from the oscillator clock period. prescale value and number of wait cycles inserted.

The value right hand two columns show the timing minimum and maximum for an external clock at 24 MHz divided by 2, prescaler value of zero and zero wait status.


Legend:

Clock Prescaling Value

Wait Cycles
TpC = OSCIN Period
TwCH = High Level OSCIN half period
TwCL = Low Level OSCIN half period



EXTERNAL BUS TIMING



14/23


EXTERNAL WAIT TIMING TABLE ($V_{DD} = 5V \pm 10\%$, $T_{A} = -40^{\circ}\text{C}$ to +85°C, Cload = 50pF, INTCLK = 12MHz, Push-pull output configuration, unless otherwise specified)

				Value (Note)				
N°	N° Symbol Param	Parameter	eter OSCIN Divided By 2		Min.	Max.		
1	TdAS (WAIT)	AS ↑ to WAIT ↓ Delay	2(P+1)TpC -29	(P+1)TpC -29		40	ns	
2	TdAS (WAIT)	AS ↑ to WAIT ↑ Minimum Delay	2(P+W+1)TpC -4	(P+W+1)TpC -4	80		ns	
3	TdAS (WAIT)	AS ↑ to WAIT ↑ Maximum Delay	2(P+W+1)TpC -29	(P+W+1)TpC -29		83W+40	ns	

Note: The value left hand two columns show the formula used to calculate the timing minimum or maximum from the oscillator clock period, prescale value and number of wait cycles inserted.

The value right hand two columns show the timing minimum and maximum for an external clock at 24 MHz divided by 2, prescale value of zero and zero wait status.

EXTERNAL WAIT TIMING




BUS REQUEST/ACKNOWLEDGE TIMING TABLE ($V_{DD} = 5V \pm 10\%$, $T_{A} = -40^{\circ}$ C to $+85^{\circ}$ C, Cload = 50pF, INTCLK = 12MHz, Push-pull output configuration, unless otherwise specified)

		Symbol	Value (Note)				
N°	Symbol	Parameter	OSCIN Divided By 2	OSCIN Not Divided By 2	Min.	Max.	Unit
1	TdBR (BACK)	BREQ ↓ to BUSACK ↓	TpC+8	TwCL+12	50		ns
•	I TOBA (BACK) BREQ + to t	DILC VIO BOSACK V	TpC(6P+2W+7)+65	TpC(3P+W+3)+TwCL+65		360	ns
2	TdBR (BACK)	BREQ ↑ to BUSACK ↑	3TpC+60	TpC+TwCL+60		185	ns
3	TdBACK (BREL)	BUSACK ↓ to Bus Release	20	20		20	ns
4	TdBACK (BACT)	BUSACK ↑ to Bus Active	20	20		20	ns

Note: The value left hand two columns show the formula used to calculate the timing minimum or maximum from the oscillator clock period, prescale value and number of wait cycles inserted.

The value right hand two columns show the timing minimum and maximum for an external clock at 24 MHz divided by 2, prescale value of zero and zero wait status.

BUS REQUEST/ACKNOWLEDGE TIMING



Note: MEMINT = group of memory interface signals: AS, DS, R/W, P00-P07, P10-P17.

16/23

SGS-THOMSON MICROELECTRONICS

HANDSHAKE TIMING TABLE ($V_{DD} = 5V \pm 10\%$, $T_A = -40$ °C to +85°C, Cload = 50pF, INTCLK = 12MHz, Push-pull output configuration, unless otherwise specified)

	Symbol		Value (Note)						
N°		Parameter	OSCIN Divided By 2		OSCIN Not Divided By 2		Min.	Max.	Unit
			Min.	Max.	Min.	Max.	[
1	TWRDY	RDRDY, WRRDY Pulse Width in One Line Handshake	2TpC (P+W+1) -18		TpC (P+W+1) -18		65		ns
2	TwSTB	RDSTB, WRSTB Pulse Width	2TpC+12		TpC+12		95		ns
3	TdST (RDY)	RDSTB, or WRSTB↑ to RDRDY or WRRDY↓		TpC+45		(TpC-TwCL) +45		87	ns
4	TsPD (RDY)	Port Data to RDRDY ↑ Set-up Time	(2P+2W+1) TpC -25		TwCH+(W+P) TpC -25		16		ns
5	TsPD (RDY)	Port Data to WRRDY ↓ Set-up Time in One Line Handshake	43		43		43		ns
6	ThPD (RDY)	Port Data to WRRDY ↓ Hold Time in One Line Handshake	0		0		0		ns
7	TsPD (STB)	Port Data to WRSTB ↑ Set-up Time	10		10		10		ns
8	ThPD (STB)	Port Data to WRSTB ↑ Hold Time	25		25		25		ns
9	TdSTB (PD)	RDSTBD ↑ to Port Data Delay Time in Bidirectional Hand- shake		35		35		35	ns
10	TdSTB (PHZ)	RDSTB ↑ to Port High-Z Delay Time in Bidirectional Hand- shake		25		25		25	ns

Note: The value left hand two columns show the formula used to calculate the timing minimum or maximum from the oscillator clock period. prescale value and number of wait cycles inserted.
The value right hand two columns show the timing minimum and maximum for an external clock at 24 MHz divided by 2, prescaler value of


zero and zero wait status.

Legend:

W = Programmable Wait Cycles (R252.2.1.0/5,4,3) + External Wait Cycles



HANDSHAKE TIMING




18/23

EXTERNAL INTERRUPT TIMING TABLE ($V_{DD} = 5V \pm 10\%$, $T_A = -40^{\circ}$ C to +85°C, Cload = 50pF, INTCLK = 12MHz, Push-pull output configuration, unless otherwise specified)

			Value (Note)				
N° Syı	Symbol	Parameter	OSCIN Divided By 2 Min.	OSCIN Not Divided By 2 Min.	Min.	Max.	Unit
1	TwLR	Low Level Minimum Pulse Width in Rising Edge Mode	2TpC+12	TpC+12	95		ns
2	TwHR	High Level Minimum Pulse Width in Rising Edge Mode	2TpC+12	TpC+12	95		ns
3	TwHF	High Level Minimum Pulse Width in Falling Edge Mode	2TpC+12	TpC+12	95		ns
4	TwLF	Low Level Minimum Pulse Width in Falling Edge Mode	2TpC+12	TpC+12	95		ns

Note: The value left hand two columns show the formula used to calculate the timing minimum or maximum from the oscillator clock period, prescale value and number of wait cycles inserted.
The value right hand two columns show the timing minimum and maximum for an external clock at 24 MHz divided by 2, prescale value of zero and zero wait status.


EXTERNAL INTERRUPT TIMING



WATCHDOG TIMING TABLE ($V_{DD} = 5V \pm 10\%$, $T_A = -40^{\circ}C$ to $+85^{\circ}C$, Cload = 50pF, INTCLK = 12MHz, Output Alternate Function set as Push-pull)

N°	Symbol	Parameter	Value		Unit
			Min.	Max.	Omit
1	TwWDOL	WDOUT Low Pulse Width	620		ns
2	TwWDOH	WDOUT High Pulse Width	620		ns
3	TwWDIL	WDIN Low Pulse Width	350		ns
4	TwWDIH	WDIN High Pulse Width	350		ns

WATCHDOG TIMING




SPI TIMING TABLE ($V_{DD}=5V\pm10\%$, $T_A=-40^{\circ}C$ to $+85^{\circ}C$, Cload = 50pF, INTCLK = 12MHz, Output Alternate Function set as Push-pull)

•••	Symbol	Parameter	Value		Unit
N°			Min.	Max.	0,111
1	TsDI	Input Data Set-up Time	100		ns
2	ThDI (1)	Input Data Hold Time	1/2 TpC+100		ns
3	TdOV	SCK to Output Data Valid		100	ns
4	ThDO	Output Data Hold Time	-20		ns
5	TwskL	SCK Low Pulse Width	300		ns
6	Twskh	SCK High Pulse Width	300		ns

Note: 1. TpC is the Clock period.

SPI TIMING



PACKAGES MECHANICAL DATA

Figure 5. 84-Lead Plastic Leaded Chip Carrier





Figure 6. 84-Lead Window Ceramic Leaded Chip Carrier (L)



22/23 572

LY/

SGS-THOMSON

ORDERING INFORMATION

Sales Type	Frequency	Temperature Range	Package
ST90E54L6	24MHz	- 40°C to + 85°C	CLCC84-W
ST90E54L1	24MHz	0°C to + 70°C	CLCC84-W
ST90T54C6	24MHz	40°C to + 85°C	PLCC84
ST90T54C1	24MHz	0°C to + 70°C	PLCC84

