

■ ABSOLUTE MAXIMUM RATINGS

| Item | Symbol | Value | Unit |
|-----------------------|-----------|-----------------------|------|
| Supply voltage | V_{CC} | -0.3 ~ +7.0 | V |
| Input voltage | V_{in} | -0.3 ~ $V_{CC} + 0.3$ | V |
| Operating temperature | T_{opr} | 0 ~ +70 | °C |
| Storage temperature | T_{stg} | -55 ~ +150 | °C |

[NOTE] These products have a protection circuit in their input terminals against high electrostatic voltage or high electric fields. Notwithstanding, be careful not to apply any voltage higher than the absolute maximum rating to these high input impedance circuits. To assure normal operation, we recommended V_{in} , V_{out} ; $V_{SS} \leq (V_{in} \text{ or } V_{out}) \leq V_{CC}$



■ ELECTRICAL CHARACTERISTICS

- DC Characteristics ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = GND$, $T_a = 0 \sim +70^\circ C$, unless otherwise specified.)

| Item | Symbol | Test Condition | min | typ | max | Unit |
|-----------------------|---|------------------|---|----------------------|----------------------|------|
| Input voltage "High" | <u>RES</u> , <u>STBY</u> | V _{IH} | V _{CC} -0.5 | - | V _{CC} +0.3 | V |
| | EXTAL | | | - | V _{CC} +0.3 | V |
| | Others | | 2.0 | - | V _{CC} +0.3 | V |
| Input voltage "Low" | All Input | V _{IL} | -0.3 | - | 0.8 | V |
| Output voltage "High" | All Output | V _{OH} | I _{OH} =-200μA | 2.4 | - | - |
| | | | I _{OH} =-10μA | V _{CC} -0.7 | - | - |
| Output voltage "Low" | All Output | V _{OL} | I _{OL} =1.6mA | - | - | 0.55 |
| Input leakage current | TIMER, INT, D ₁ ~ D ₇ , <u>STBY</u> | I _{IL} | V _{in} =0.5 ~ V _{CC} - 0.5V | - | - | 1.0 |
| Three-state current | A ₀ ~ A ₇ , B ₀ ~ B ₇ , C ₀ ~ C ₇ , ADR ₀ ~ ADR ₁₃ ,* DATA ₀ ~ DATA ₇ , E*, R/W* | I _{TSI} | | - | - | 1.0 |
| Current** dissipation | Operating | I _{CC} | f = 1MHz*** | - | 5 | 10 |
| | Wait | | | - | 2 | 5 |
| | Stop | | | - | 2 | 10 |
| | Standby | | | - | 2 | 10 |
| Input**** capacity | All terminals | C _{in} | f = 1MHz, V _{in} = 0V | - | - | 12 |
| | | | | | | pF |

* At standby mode

** V_{IH} min = V_{CC} - 1.0V. V_{IL} max = 0.8 V. For HD63P05Y1,
I_{CC} of EPROM is not included.

*** The value at f = xMHz can be calculated by the following equation:

$$I_{CC} (f = xMHz) = I_{CC} (f = 1MHz) \text{ multiplied by } X.$$

**** HD63P05Y1 is MAX. 15pF



- AC Characteristics ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = GND$, $T_a = 0 \sim +70^\circ C$, unless otherwise specified.)

| Item | Symbol | Test Condition | HD6305X1/X2/Y1/Y2 HD63P05Y1 | | | HD63A05X1/X2/Y1/Y2 HD63PA05Y1 | | | HD63B05X1/X2/Y1/Y2 HD63PB05Y1 | | | Unit |
|-----------------------------------|-----------|----------------|--------------------------------|-----|-----|----------------------------------|-----|-----|----------------------------------|-----|-----|------|
| | | | min | typ | max | min | typ | max | min | typ | max | |
| Cycle Time | t_{cyc} | Fig. 6-4 | 1 | - | 10 | 0.666 | - | 10 | 0.5 | - | 10 | μs |
| Enable Rise Time | t_{Er} | | - | - | 20 | - | - | 20 | - | - | 20 | ns |
| Enable Fall Time | t_{Ef} | | - | - | 20 | - | - | 20 | - | - | 20 | ns |
| Enable Pulse Width ("High" Level) | PW_{EH} | | 450 | - | - | 300 | - | - | 220 | - | - | ns |
| Enable Pulse Width ("Low" Level) | PW_{EL} | | 450 | - | - | 300 | - | - | 220 | - | - | ns |
| Address Delay Time | t_{AD} | | - | - | 250 | - | - | 190 | - | - | 180 | ns |
| Address Hold Time | t_{AH} | | 40 | - | - | 30 | - | - | 20 | - | - | ns |
| Data Delay Time | t_{DW} | | - | - | 200 | - | - | 160 | - | - | 120 | ns |
| Data Hold Time (Write) | t_{HW} | | 40 | - | - | 30 | - | - | 20 | - | - | ns |
| Data Set-up Time (Read) | t_{DSR} | | 80 | - | - | 60 | - | - | 50 | - | - | ns |
| Data Hold Time (Read) | t_{HR} | | 0 | - | - | 0 | - | - | 0 | - | - | ns |



- Port Timing ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = GND$, $T_a = 0 \sim +70^\circ C$, unless otherwise noted.)

| Item | Symbol | Test Condition | HD6305X1/X2/Y1/Y2 HD63P05Y1 | | | HD63A05X1/X2/Y1/Y2 HD63PA05Y1 | | | HD63B05X1/X2/Y1/Y2 HD63PB05Y1 | | | Unit |
|---|------------------|----------------|--------------------------------|-----|-----|----------------------------------|-----|-----|----------------------------------|-----|-----|------|
| | | | min | typ | max | min | typ | max | min | typ | max | |
| Port Data Set-up Time (Port A, B, C, D) | t _{PDS} | Fig. 6-5 | 200 | - | - | 200 | - | - | 200 | - | - | ns |
| Port Data Hold Time (Port A, B, C, D) | t _{PDH} | | 200 | - | - | 200 | - | - | 200 | - | - | ns |
| Port Data Delay Time (Port A, B, C) | t _{PDW} | Fig. 6-6 | - | - | 300 | - | - | 300 | - | - | 300 | ns |

- Control Signal Timing ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = GND$, $T_a = 0 \sim +70^\circ C$, unless otherwise noted.)

| Item | Symbol | Test Condition | HD6305X1/X2/Y1/Y2 HD63P05Y1 | | | HD63A05X1/X2/Y1/Y2 HD63PA05Y1 | | | HD63B05X1/X2/Y1/Y2 HD63PB05Y1 | | | Unit |
|----------------------------------|-------------------|----------------|--------------------------------|-----|-----|----------------------------------|-----|-----|----------------------------------|-----|-----|------------------|
| | | | min | typ | max | min | typ | max | min | typ | max | |
| INT Pulse Width | t _{IWL} | | t _{cyc} +250 | - | - | t _{cyc} +200 | - | - | t _{cyc} +200 | - | - | ns |
| INT ₂ Pulse Width | t _{IWL2} | | t _{cyc} +250 | - | - | t _{cyc} +200 | - | - | t _{cyc} +200 | - | - | ns |
| RES Pulse Width | t _{RWL} | | 5 | - | - | 5 | - | - | 5 | - | - | t _{cyc} |
| Control Set-up Time | t _{CS} | Fig. 6-8 | 250 | - | - | 250 | - | - | 250 | - | - | ns |
| Timer Pulse Width | t _{TWL} | | t _{cyc} +250 | - | - | t _{cyc} +200 | - | - | t _{cyc} +200 | - | - | ns |
| Oscillation Start Time (Crystal) | t _{OSC} | Fig. 6-8* | - | - | 20 | - | - | 20 | - | - | 20 | ms |
| Reset Delay Time | t _{RHL} | ** | 80 | - | - | 80 | - | - | 80 | - | - | ms |

* $C_L = 22pF \pm 20\%$, $R_S = 60\Omega$ max.

** 2.2 μF



- SCI Timing ($V_{CC} = 5.0V \pm 10\%$, $V_{SS} = GND$, $T_a = 0 \sim +70^\circ C$, unless otherwise noted)

| Item | Symbol | Test Condition | HD6305X1/X2/Y1/Y2 HD63P05Y1 | | | HD63A05X1/X2/Y1/Y2 HD63PA05Y1 | | | HD63B05X1/X2/Y1/Y2 HD63PB05Y1 | | | Unit |
|------------------------|------------|-----------------------|--------------------------------|-----|-------|----------------------------------|-----|-------|----------------------------------|-----|-------|------|
| | | | min | typ | max | min | typ | max | min | typ | min | |
| Clock Cycle Time | t_{Scyc} | Fig. 6-9 Fig. 6-10 | 1 | - | 32768 | 0.67 | - | 21845 | 0.5 | - | 16384 | μs |
| Data Output Delay Time | t_{TXD} | | - | - | 250 | - | - | 250 | - | - | 250 | ns |
| Data Set-up Time | t_{SRX} | | 200 | - | - | 200 | - | - | 200 | - | - | ns |
| Data Hold Time | t_{HRX} | | 100 | - | - | 100 | - | - | 100 | - | - | ns |




Fig. 5-4 Bus Timing




Fig. 5-5 Port Data Set-up and Hold Times (MCU Read)

Fig. 5-6 Port Data Delay Time (MCU Write)

HITACHI




Fig. 5-7 Interrupt Sequence




Fig. 5-8 Reset Timing




Fig. 5-9 SCI Timing (Internal Clock)

HITACHI





Fig. 5-10 SCI Timing (External Clock)



[NOTES] 1. The load capacitance includes stray capacitance caused by the probe, etc.
 2. All diodes are 1S2074 (H).

Fig. 5-11 Test Load

