
4096 Bit (1024 X 4) **HMOS Static RAM**

FEATURES

- High speed-70ns maximum access time (-3)
- Automatic low-power standby-165mW maximum
- · Completely static-no clock required
- Single +5V supply
- TTL compatible inputs and outputs
- Three-state outputs
- HMOS Technology
- Pin compatible with industry standard 2114M and M2148 devices
- Full Mil Temp Range-55°C to +125°C




GENERAL DESCRIPTION

The Intersil M2148 is a high-speed 4096-bit static RAM organized 1024 words by 4 bits. It is a single-layer poly HMOS version of the industry standard 2114 and pin compatible with both the 2114M and M2148. Innovative design techniques result in minimum cell area and optimum circuit performance.

Inputs and three-state outputs are TTL compatible and allow for direct interfacing with common system bus structures.

An automatic low-power standby mode is controlled by chip select S; less than one cycle time after S goes high, operating current drops from a maximum of 180mA to a standby current of 30mA.

The standard device operates over the 5V ± 10% range with a worst-case access time of 85ns; a "-3" device offers a worst-case access time 70ns. Each is available in 18 pin ceramic dips and 18 pin flatpaks.



PIN NAMES

PIN NAMES					
A ₀ -A ₉ 1/0 ₁ -1/0 ₄ <u>\$</u> W	Address Inputs Data Input/Output Chip Select Write Enable				

TRUTH TABLE

Š	W	MODE	1/0	POWER
H	Х	Not Selected	High-Z	Standby
<u> </u>	L	Write	DiN	Active
	н	Read	Dout	Active

ORDERING INFORMATION

ACCESS TIME	ACTIVE CURRENT	STANDBY CURRENT	PACKAGE	TEMP. RANGE
	180mA	30mA	18-pin CERDIP	-55°C to +125°C
	180mA	30mA	18-pin CERDIP	-55°C to +125°C
		30mA	18-pin FLATPACK	-55°C to +125°C
		30mA	18-pin FLATPACK	-55°C to +125°C
_	70ns 85ns 70ns	70ns 180mA 85ns 180mA 70ns 180mA	70ns 180mA 30mA 85ns 180mA 30mA	70ns 180mA 30mA 18-pin CERDIP 85ns 180mA 30mA 18-pin CERDIP 70ns 180mA 30mA 18-pin FLATPACK

ABSOLUTE MAXIMUM RATINGS

Voltage on any Pin Relative to GND1	−1.5 to +7V
	20m A
D.C. Output Current	
	CE 4- 14E09C
Storage Temperature	-05 (0 + 150 C
Olorago (omportante)	CE to 1125°C
Ambient Temperature Under Bias	00 10 + 130 C
Ambient Temperature officer blas	4.0147
Power Dissipation	

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

NOTES:

1. This device contains internal circuitry to protect against damage due to static charge. Conventional precautions should be observed, however, during storage, handling, and use to avoid exposure to excessive voltages.

ELECTRICAL PARAMETERS $V_{CC} = 5V \pm 10\%$, $T_A = -55$ °C to +125 °C, unless otherwise noted

SYMBOL	DESCRIPTION	MIN	MAX	UNITS	NOTES
ViH	Input HIGH Voltage	2.0	6.0	V	
VIL	Input LOW Voltage	-1.0	0.8	V	
Voн	Output HIGH Voltage	2.4		V	I _{OH} = -1.0mA
VOL	Output LOW Voltage		0.45	V	I _{OL} = 5.0mA
ILK	Input Leakage Current		10	μА	V _{CC} = 5.5V, GND ≤ V _{IN} ≤ V _{CC}
lork	Output Leakage Current		50	μΑ	$\overline{S} = V_{IH}$, $V_{CC} = 5.5V$, $\overline{GND} \le V_{O} \le 4.5V$
los	Output Short Circuit Current	- 200	200	mA	Vout = GND to Vcc

	PECCHINIAN	MAXIMUM VALUES M2148, M2148-3	UNITS	NOTES
SYMBOL	DESCRIPTION	1712170, 1712170	- UNITO	110,
CCOP1	Operating Supply Current	160	mA	1, 2
CCOP2	Operating Supply Current	180	mA	1, 3
ICCSB	Standby Supply Current	30	mA	4
ICCPON	Peak Power-On Supply Current	70	mA	5

NOTES:

1. $V_{CC} = 5.5V$, $\overline{S} = V_{IL}$, $I_O = 0mA$

2. TA = 25°C

3. $T_A = -55$ °C

4. $V_{CC} = 4.5$ to 5.5V, $\overline{S} = V_{IH}$

5. V_{CC} = GND to 4.5V, S = lower of V_{CC} or V_{IH} min. A pullup resistor on S is required during power-on in order to keep the device deselected; otherwise I_{CCPON} approaches I_{CCOP}. V_{CC} slew ≥ 1V/µs.

TIMING PARAMETERS $V_{CC} = 5V \pm 10\%$, $T_A = -55$ °C to +125°C

Unless otherwise noted, 1, 4

	DESCRIPTION	JEDEC SYMBOL	M2148		M2148-3]	
SYMBOL			MIN	MAX	MIN	MAX	UNITS	NOTES
	READ CYCLE							
t _{rc}	Read Cycle Time		85		70			
taa	Address Access Time	TAVQV		85		70		
t _{acs1}	Chip Select Access Time	TSLQV		85		70		2
tacs ₂	Chip Select Access Time	TSLQV		100		80		3
toh	Output Hold from Address Change	TAXQX	5	1	5		1	
t _{IZ}	Chip Selection to Output Enabled	TSLQX	10		10		1	5, 6
thz	Chip Deselection to Output Disabled	TSHQZ	0	25	0	25		5, 6
t _{pu}	Chip Selection to Power Up Time		0		0			
t _{pd}	Chip Deselection to Power Down Time			30		30	ns	
μ.	WRITE CYCLE		-	<u> </u>			1	
twc	Write Cycle Time		85		70]	
t _{cw}	Chip Selection to End of Write	TSLWH	70		65			
taw	Address Valid to End of Write	TAVWH	70	<u> </u>	65]	
tas	Address Setup Time	TAVWL	0		0			
twp	Write Pulse Width	TWLWH	55	1	50			
t _{wr}	Write Recovery Time	TWHAX	15		5	İ	1	
t _{dw}	Data Valid to End of Write	TDVWH	30		25		1	
t _{dh}	Data Hold Time	TWHDX	10	1	5]	
t _{wz}	Write Enabled to Output Disabled	TWLQZ	0	25	0	25	1	5
tow	Output Active from End of Write	TWHQX	0	1	0		1	


NOTES:

- 1. $t_r = 1_f = 10$ ns. Input and output timing reference level = 1.5V. $V_{IL} = 0V$, $V_{IH} = 3.0V$.
- 2. Device deselected for 55ns or more prior to selection.
- 3. Device deselected for less than 55ns prior to selection. For deselect time of 0ns prior to select, read cycle (address) applies.
- 4. Operating temperature range is guaranteed with transverse air flow exceeding 400 linear feet per minute.
- 5. t_{IZ} and t_{hz} are measured from 1.5V level of \$\tilde{S}\$ to \$\pm 500mV\$ from high impedance voltage of load circuit. t_{IZ} and t_{hz} are sampled and not 100% tested.
- 6. At any given temperature and voltage conditions, t_{hz} max is less than t_{lz} min both for a given device and from device to device.




TIMING DIAGRAMS

Read Cycle (Address)



Notes: 1. Device is continuously selected, $\overline{S} = V_{IL}$.


2. Write enable is high for read cycle, $\overline{W} = V_{IH}$.




Notes:

- 1. Address is valid prior to or coincident with \overline{S} transition low.
- 2. Write enable is high for read cycle, $\overline{W} = V_{IH}$.

Write Cycle (W Controlled)




Write Cycle (S Controlled)



Note: Outputs remain high-Z if \overline{S} , \overline{W} go high simultaneously.

M2148

TEST LOADS



510Ω 330Ω 5pF

AC PARAMETER LOAD CIRCUIT

tiz, thz LOAD CIRCUIT

CAPACITANCE TA = 25°C, f = 1.0mHz

CAPACITA		MAX	UNITS	CONDITIONS
SYMBOL CIN	Input Capacitance	5	ρF	$V_{IN} = 0V$
<u> </u>		7	pF	Vout = 0V
	Output Capacitance	7	pF	

Note: Capacitance sampled and not 100% tested.