

P4C1258/P4C1258L ULTRA HIGH SPEED 64K x 4 STATIC CMOS RAMS (SCRAMS)

2

★ FEATURES

- High Speed (Equal Access and Cycle Times)
 - 20/25/30/35 ns (Commercial)
 - 25/30/35/45/55 ns (Military)
- Low Power (Commercial/Military)
 - 605/660 mW Active
 - 135/220 mW Standby (TTL Input)
 - 55/110 mW Standby (CMOS Input) P4C1258
 - 9/12 mW Standby (CMOS Input) P4C1258L
- Single 5V±10% Power Supply
- Data Retention with 2.0V Supply
- Three-State Outputs
- TTL/CMOS Compatible Outputs
- Fully TTL Compatible Inputs
- Produced with PACE II Technology™
- Standard Pinout (JEDEC Approved)
 - 24-Pin 300 mil DIP, SOJ
 - 28-Pin 350 x 550 mil LCC

★ DESCRIPTION

The P4C1258 and P4C1258L are 262,144-bit ultra high-speed CMOS static RAMs organized as 64Kx4. The CMOS memory requires no clocks or refreshing, and has equal access and cycle times. Inputs are fully TTL-compatible. The RAMs operate from a single 5V±10% tolerance power supply. Data integrity is maintained with supply voltages down to 2.0V.


Access times as fast as 20 nanoseconds permit greatly enhanced system operating speeds. CMOS is utilized to reduce power consumption to a low level in both active and standby modes. The P4C1258 and P4C1258L are members of a family of PACE RAM™ products offering super fast access times never before available at these complexity levels in TTL-compatible bipolar or CMOS technologies.

The P4C1258/L are manufactured using PACE II Technology™ which is Performance Advanced CMOS Engineered to use 0.7 micron effective channel lengths giving 400 picoseconds loaded* internal gate delays. PACE II Technology includes two-level metal and epitaxial substrates. In addition to very high performance and very high density, the technology features latch-up protection, single event upset protection, and is supported by a Class 1 environment volume production facility.


Package options for the P4C1258/L include 24-pin 300 mil DIP and SOJ packages, and 28-pin 350 x 550 mil LCC providing excellent board level densities.

*For a fan-in/fan-out of 4, at 85°C junction temperature and 5.0V.

★ FUNCTIONAL BLOCK DIAGRAM



★ PIN CONFIGURATIONS



Means Quality, Service and Speed



MAXIMUM RATINGS⁽¹⁾

Symbol	Parameter	Value	Unit
V _{CC}	Power Supply Pin with Respect to GND	-0.5 to +7	V
V _{TERM}	Terminal Voltage with Respect to GND (up to 7.0V)	-0.5 to V _{CC} + 0.5	V
T _A	Operating Temperature	-55 to +125	°C

1547 Tbl 01

Symbol	Parameter	Value	Unit
T _{BIAS}	Temperature Under Bias	-55 to +125	°C
T _{STG}	Storage Temperature	-65 to +150	°C
P _T	Power Dissipation	1.0	W
I _{OUT}	DC Output Current	50	mA

1547 Tbl 02

RECOMMENDED OPERATING TEMPERATURE AND SUPPLY VOLTAGE

Grade ⁽²⁾	Ambient Temperature	GND	V _{CC}
Military	-55 to +125°C	0V	5.0V ± 10%

1547 Tbl 03

Grade ⁽²⁾	Ambient Temperature	GND	V _{CC}
Commercial	0°C to +70°C	0V	5.0V ± 10%

1547 Tbl 04

DC ELECTRICAL CHARACTERISTICS

Over recommended operating temperature and supply voltage⁽²⁾

Symbol	Parameter	Test Conditions	P4C1258		P4C1258L		Unit	
			Min	Max	Min	Max		
V _{IH}	Input High Voltage		2.2	V _{CC} +0.5	2.2	V _{CC} +0.5	V	
V _{IL}	Input Low Voltage		-0.5 ⁽³⁾	0.8	-0.5 ⁽³⁾	0.8	V	
V _{HC}	CMOS Input High Voltage		V _{CC} -0.2	V _{CC} +0.5	V _{CC} -0.2	V _{CC} +0.5	V	
V _{LC}	CMOS Input Low Voltage		-0.5 ⁽³⁾	0.2	-0.5 ⁽³⁾	0.2	V	
V _{CD}	Input Clamp Diode Voltage	V _{CC} = Min., I _{IN} = -18 mA		-1.2		-1.2	V	
V _{OL}	Output Low Voltage (TTL Load)	I _{OL} = +10 mA, V _{CC} = Min. I _{OL} = +8 mA, V _{CC} = Min.		0.5 0.4		0.5 0.4	V	
V _{OLC}	Output Low Voltage (CMOS Load)	I _{OLC} = +100 μA, V _{CC} = Min.		0.2		0.2	V	
V _{OH}	Output High Voltage (TTL Load)	I _{OH} = -4 mA, V _{CC} = Min.	2.4		2.4		V	
V _{OHC}	Output High Voltage (CMOS Load)	I _{OHC} = -100 μA, V _{CC} = Min.	V _{CC} -0.2		V _{CC} -0.2		V	
I _{LI}	Input Leakage Current	V _{CC} = Max. V _{IN} = GND to V _{CC}	Mil. Com'l.	-10 +5	+10 -5	-5 +2	+5 +2	μA
I _{LO}	Output Leakage Current	V _{CC} = Max., CE = V _{IH} , V _{OUT} = GND to V _{CC}	Mil. Com'l.	-10 -5	+10 +5	-5 -2	+5 +2	μA

1547 Tbl 05

CAPACITANCES⁽⁴⁾

(V_{CC} = 5.0V, T_A = 25°C, f = 1.0MHz)

Symbol	Parameter	Conditions	Typ.	Unit
C _{IN}	Input Capacitance	V _{IN} = 0V	5	pF

1547 Tbl 06

Symbol	Parameter	Conditions	Typ.	Unit
C _{OUT}	Output Capacitance	V _{OUT} = 0V	7	pF

1547 Tbl 07

Notes:

1. Stresses greater than those listed under MAXIMUM RATINGS may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to MAXIMUM rating conditions for extended periods may affect reliability.

2. Extended temperature operation guaranteed with 400 linear feet per minute of air flow.
3. Transient inputs with V_{IL} and I_{IL} not more negative than -3.0V and -100mA, respectively, are permissible for pulse widths up to 20ns.
4. This parameter is sampled and not 100% tested.

POWER DISSIPATION CHARACTERISTICS

Over recommended operating temperature and supply voltage⁽²⁾

Symbol	Parameter	Test Conditions	P4C1258		P4C1258L		Unit
			Min	Max	Min	Max	
I_{CC}	Dynamic Operating Current – 20	$V_{CC} = \text{Max.}, f = \text{Max.},$ Outputs Open Mil. Com'l.	—	n/a 125	—	n/a n/a	mA
I_{CC}	Dynamic Operating Current – 25, 30, 35, 45, 55	$V_{CC} = \text{Max.}, f = \text{Max.},$ Outputs Open Mil. Com'l.	—	120 110	—	120 110	mA
I_{SB}	Standby Power Supply Current (TTL Input Levels)	$\overline{CE} \geq V_{IH}$ $V_{CC} = \text{Max.},$ $f = \text{Max.},$ Outputs Open Mil. Com'l.	—	35 35	—	35 35	mA
I_{SB1}	Standby Power Supply Current (CMOS Input Levels)	$\overline{CE} \geq V_{HC}$ $V_{CC} = \text{Max.},$ $f = 0,$ Outputs Open, $V_{IN} \leq V_{LC}$ or $V_{IN} \geq V_{HC}$ Mil. Com'l.	—	35 30	—	1.0 0.2	mA

n/a = Not Applicable

1547 Tbl 08

2

DATA RETENTION CHARACTERISTICS (P4C1258L Only)

Symbol	Parameter	Test Condition	Min	Typ.* $V_{CC} =$		Max $V_{CC} =$		Unit
				2.0V	3.0V	2.0V	3.0V	
V_{DR}	V_{CC} for Data Retention		2.0					V
I_{CCDR}	Data Retention Current	Mil. Com'l.		50 50	75 75	600 500	900 750	μA μA
t_{CDR}	Chip Deselect to Data Retention Time	$\overline{CE} \geq V_{CC} - 0.2V,$ $V_{IN} \geq V_{CC} - 0.2V$ or $V_{IN} \leq 0.2V$	0					ns
t_R^\dagger	Operation Recovery Time		t_{RC}^\ddagger					ns


1547 Tbl 09

* $T_A = +25^\circ\text{C}$

t_{RC}^\ddagger = Read Cycle Time

t_R^\dagger This parameter is guaranteed but not tested.

DATA RETENTION WAVEFORM



1547 03



AC CHARACTERISTICS—READ CYCLE


($V_{CC} = 5V \pm 10\%$, All Temperature Ranges)⁽²⁾

Symbol	Parameter	-20*		-25		-30		-35		-45		-55		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t_{RC}	Read Cycle Time	20		25		30		35		45		55		ns
t_{AA}	Address Access Time		20		25		30		35		45		55	ns
t_{AC}	Chip Enable Access Time		20		25		30		35		45		55	ns
t_{OH}	Output Hold from Address Change	0		3		3		3		3		3		ns
t_{LZ}	Chip Enable to Output in Low Z	2		3		3		3		3		3		ns
t_{HZ}	Chip Disable to Output in High Z		6		10		13		15		20		25	ns
t_{PU}	Chip Enable to Power Up Time	0		0		0		0		0		0		ns
t_{PD}	Chip Disable to Power Down Time		20		25		30		35		45		55	ns

* $V_{CC} = 5V \pm 5\%$ for -20


1547 Tbl 10

TIMING WAVEFORM OF READ CYCLE NO. 1⁽⁶⁾



1547 04

TIMING WAVEFORM OF READ CYCLE NO. 2⁽⁶⁾



1547 05

Notes:

5. \overline{CE} is low and \overline{WE} is high for READ cycle.
6. \overline{WE} is high, and address must be valid prior to or coincident with \overline{CE} transition low.
7. Transition is measured $\pm 200\text{mV}$ from steady state voltage prior to


change with specified loading in Figure 1. This parameter is sampled and not 100% tested.

8. Read Cycle Time is measured from the last valid address to the first transitioning address.

AC CHARACTERISTICS—WRITE CYCLE $(V_{CC} = 5V \pm 10\%$, All Temperature Ranges)⁽²⁾

Symbol	Parameter	-20*		-25		-30		-35		-45		-55		Unit
		Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	
t_{WC}	Write Cycle Time	16	20	20	25	25	30	30	40	40	50	50	ns	
t_{CW}	Chip Enable Time to End of Write	13	15	15	20	20	25	25	35	35	45	45	ns	
t_{AW}	Address Valid to End of Write	15	20	20	23	23	25	25	35	35	45	45	ns	
t_{AS}	Address Set-up Time	0	0	0	0	0	0	0	0	0	0	0	ns	
t_{WP}	Write Pulse Width	13	15	15	20	20	25	25	35	35	45	45	ns	
t_{AH}	Address Hold Time from End of Write	0	0	0	0	0	0	0	0	0	0	0	ns	
t_{WR}	Write Recovery Time	0	0	0	0	0	0	0	0	0	0	0	ns	
t_{DW}	Data Valid to End of Write	8	10	10	13	13	15	15	20	20	25	25	ns	
t_{DH}	Data Hold Time	0	0	0	0	0	0	0	0	0	0	0	ns	
t_{WZ}	Write Enable to Output in High Z	8	10	10	13	13	15	15	20	20	25	25	ns	
t_{OW}	Output Active from End of Write	2	3	3	3	3	3	3	3	3	3	3	ns	

1547 Tbl 11

* $V_{CC} = 5V \pm 5\%$ for -20**TIMING WAVEFORM OF WRITE CYCLE NO. 1 (WE CONTROLLED)⁽⁹⁾**


1547 06

Notes:

9. CE and WE must be low for WRITE cycle.
10. If CE goes high simultaneously with WE high, the output remains in a high impedance state.
11. Write Cycle Time is measured from the last valid address to the first transition address.
12. Transition is measured $\pm 200mV$ from steady state voltage prior to change with specified loading in Figure 1. This parameter is sampled and not 100% tested.



TIMING WAVEFORM OF WRITE CYCLE NO. 2 (CE CONTROLLED) ⁽⁹⁾



1547 07

AC TEST CONDITIONS


Input Pulse Levels	GND to 3.0V
Input Rise and Fall Times	3ns
Input Timing Reference Level	1.5V
Output Timing Reference Level	1.5V
Output Load	See Figures 1 and 2

1547 Tbl 12

TRUTH TABLE


Mode	CE	WE	Output	Power
Standby	H	X	High Z	Standby
Read	L	H	D _{OUT}	Active
Write	L	L	High Z	Active

1547 Tbl 13



1547 08

Figure 1. Output Load



1547 09

Figure 2. Thevenin Equivalent


* including scope and test fixture.

Note:

Due to the ultra-high speed of the P4C1258/L, care must be taken when testing this device; an inadequate setup can cause a normal functioning part to be rejected as faulty. Long high-inductance leads that cause supply bounce must be avoided by bringing the V_{CC} and ground planes directly up to the contactor fingers. A 0.01 μF high frequency capacitor is also required between V_{CC} and ground. To

avoid signal reflections, proper termination must be used; for example, a 50Ω test environment should be terminated into a 50Ω load with 1.73V (Thevenin Voltage) at the comparator input, and a 116Ω resistor must be used in series with D_{OUT} to match 166Ω (Thevenin Resistance).

ORDERING INFORMATION



- L = Ultra-low standby power designator L, if needed.
- ss = Speed (access/cycle time in ns), e.g., 25, 35
- p = Package code, i.e., P, J, C, L.
- t = Temperature range, i.e., C, M, MB.

1547 10

2

PACKAGE SUFFIX

Package Suffix	Description
P	Plastic DIP, 300 mil wide standard
J	Plastic SOJ, 300 mil wide standard
C	Sidebraced DIP, 300 mil wide standard
L	Leadless Chip Carrier (ceramic)

1547 Tbl 14

TEMPERATURE RANGE SUFFIX

Temperature Range Suffix	Description
C	Commercial Temperature Range, 0°C – +70°C.
M	Military Temperature Range, –55°C – +125°C.
MB	Mil. Temp. with MIL-STD-883C Class B compliance

1547 Tbl 15

SELECTION GUIDE

The P4C1258/L is available in the following temperature, speed and package options.

Temperature Range	Package	Speed					
		20	25	30	35	45	55
Commercial	Plastic DIP	-20PC	-25PC	-30PC	-35PC	N/A	N/A
	Plastic SOJ	-20JC	-25JC	-30JC	-35JC	N/A	N/A
	Sidebraced DIP	-20CC	-25CC	-30CC	-35CC	N/A	N/A
	LCC	-20LC	-25LC	-30LC	-35LC	N/A	N/A
Military Temp.	Sidebraced DIP	N/A	-25CM	-30CM	-35CM	-45CM	-55CM
	LCC	N/A	-25LM	-30LM	-35LM	-45LM	-55LM
Military Processed*	Sidebraced DIP	N/A	-25CMB	-30CMB	-35CMB	-45CMB	-55CMB
	LCC	N/A	-25LMB	-30LMB	-35LMB	-45LMB	-55LMB

1547 Tbl 16

* Military temperature range with MIL-STD-883 Revision C, Class B processing.

N/A = Not available

Advance Information