

# CY62128V Family

## 128K x 8 Static RAM

### Features

- **Low voltage range:**
  - 2.7V–3.6V (CY62128V)
  - 2.3V–2.7V (CY62128V25)
  - 1.6V–2.0V (CY62128V18)
- **Low active power and standby power**
- **Easy memory expansion with CE and OE features**
- **TTL-compatible inputs and outputs**
- **Automatic power-down when deselected**
- **CMOS for optimum speed/power**

### Functional Description


The CY62128V family is composed of three high-performance CMOS static RAMs organized as 131,072 words by 8 bits. Easy memory expansion is provided by an active LOW chip enable (CE) and active LOW output enable (OE) and

three-state drivers. These devices have an automatic power-down feature, reducing the power consumption by over 99% when deselected. The CY62128V family is available in the standard 450-mil-wide SOIC, TSOP, and STSOP packages.

Writing to the device is accomplished by taking chip enable one (CE<sub>1</sub>) and write enable (WE) inputs LOW and the chip enable two (CE<sub>2</sub>) input HIGH. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>16</sub>).

Reading from the device is accomplished by taking chip enable one (CE<sub>1</sub>) and output enable (OE) LOW while forcing write enable (WE) and chip enable two (CE<sub>2</sub>) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected (CE<sub>1</sub> HIGH or CE<sub>2</sub> LOW), the outputs are disabled (OE HIGH), or during a write operation (CE<sub>1</sub> LOW, CE<sub>2</sub> HIGH, and WE LOW).





## Maximum Ratings

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature .....	-65°C to +150°C
Ambient Temperature with Power Applied .....	55°C to +125°C
Supply Voltage to Ground Potential (Pin 28 to Pin 14) .....	-0.5V to +4.6V
DC Voltage Applied to Outputs in High Z State <sup>[1]</sup> .....	-0.5V to V <sub>CC</sub> + 0.5V
DC Input Voltage <sup>[1]</sup> .....	-0.5V to V <sub>CC</sub> + 0.5V

Output Current into Outputs (LOW) .....	20 mA
Static Discharge Voltage .....	>2001V (per MIL-STD-883, Method 3015)
Latch-Up Current .....	>200 mA

## Operating Range

Range	Ambient Temperature	V <sub>CC</sub>
Commercial	0°C to +70°C	1.6V to 3.6V
Industrial	-40°C to +85°C	1.6V to 3.6V

## Product Portfolio

Product	V <sub>CC</sub> Range			Speed	Power Dissipation (Commercial)			
	Min.	Typ. <sup>[2]</sup>	Max.		Operating (I <sub>CC</sub> )		Standby (I <sub>SB2</sub> )	
					Typ. <sup>[2]</sup>	Maximum	Typ. <sup>[2]</sup>	Maximum
CY62128V	2.7V	3.0V	3.6V	70 ns	20 mA	40 mA	0.4 μA	100 μA (15 μA = LL)
CY62128V25	2.3V	2.5V	2.7V	100 ns	15 mA	20 mA	0.3 μA	50 μA (10 μA = LL)
CY62128V18	1.6V	1.8V	2.0V	200 ns	10 mA	15 mA	0.3 μA	30 μA (10 μA = LL)

## Electrical Characteristics Over the Operating Range

Parameter	Description	Test Conditions	CY62128V-70			Unit			
			Min.	Typ. <sup>[2]</sup>	Max.				
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -1.0 mA	2.4			V			
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 2.1 mA			0.4	V			
V <sub>IH</sub>	Input HIGH Voltage		2		V <sub>CC</sub> + 0.5V	V			
V <sub>IL</sub>	Input LOW Voltage		-0.5		0.8	V			
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1	±1	+1	μA			
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-1	±1	+1	μA			
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>		20	40	mA			
I <sub>SB1</sub>	Automatic CE Power-Down Current—TTL Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>IH</sub> , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>	Com'l	L	15	300	μA		
				LL					
			Ind'l	L					
				LL					
I <sub>SB2</sub>	Automatic CE Power-Down Current—CMOS Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>CC</sub> - 0.3V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V, f = 0	Com'l	L	0.4	100	μA		
				LL					
			Ind'l	L				15	μA
				LL					

### Notes:

- V<sub>IL</sub> (min.) = -2.0V for pulse durations of less than 20 ns.
- Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC</sub> Typ, T<sub>A</sub> = 25°C.



**Electrical Characteristics** Over the Operating Range

Parameter	Description	Test Conditions	CY62128V25-100			CY62128V18-200			Unit	
			Min.	Typ. <sup>[2]</sup>	Max.	Min.	Typ. <sup>[2]</sup>	Max.		
V <sub>OH</sub>	Output HIGH Voltage	V <sub>CC</sub> = Min., I <sub>OH</sub> = -0.1 mA	2.4			0.8* V <sub>CC</sub>			V	
V <sub>OL</sub>	Output LOW Voltage	V <sub>CC</sub> = Min., I <sub>OL</sub> = 0.1 mA			0.4			0.2	V	
V <sub>IH</sub>	Input HIGH Voltage		2		V <sub>CC</sub> +0.5	0.7* V <sub>CC</sub>		V <sub>CC</sub> +0.3	V	
V <sub>IL</sub>	Input LOW Voltage		-0.5		0.8	-0.5		0.3* V <sub>CC</sub>	V	
I <sub>IX</sub>	Input Load Current	GND ≤ V <sub>I</sub> ≤ V <sub>CC</sub>	-1	±1	+1	-1	±0.1	+1	μA	
I <sub>OZ</sub>	Output Leakage Current	GND ≤ V <sub>O</sub> ≤ V <sub>CC</sub> , Output Disabled	-1	±1	+1	-1	±0.1	+1	μA	
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA, f = f <sub>MAX</sub> = 1/t <sub>RC</sub>	L		15	20		10	15	mA
			LL							
I <sub>SB1</sub>	Automatic CE Power-Down Current—TTL Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>IH</sub> , V <sub>IN</sub> ≥ V <sub>IH</sub> or V <sub>IN</sub> ≤ V <sub>IL</sub> , f = f <sub>MAX</sub>	L		15	300		5	100	μA
			LL							
I <sub>SB2</sub>	Automatic CE Power-Down Current—CMOS Inputs	Max. V <sub>CC</sub> , CE ≥ V <sub>CC</sub> - 0.3V V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V, f = 0	L		0.4	50		0.4	30	μA
			LL			12			10	
			LL	Indust'l Temp Range			24		20	μA


**Capacitance<sup>[3]</sup>**

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	T <sub>A</sub> = 25°C, f = 1 MHz, V <sub>CC</sub> = 3.0V	6	pF
C <sub>OUT</sub>	Output Capacitance		8	pF


**Note:**

3. Tested initially and after any design or process changes that may affect these parameters.

AC Test Loads and Waveforms



62128V-5



62128V-6

Equivalent to: THÉVENIN EQUIVALENT




Parameters	3.3V	2.5V	1.8V	Unit
R1	1213	15909	10800	Ohms
R2	1378	4487	4154	Ohms
R <sub>TH</sub>	645	3500	3000	Ohms
V <sub>TH</sub>	1.75V	0.55V	0.50V	Volts

Data Retention Characteristics (Over the Operating Range)

Parameter	Description	Conditions <sup>[4]</sup>	Min.	Typ. <sup>[2]</sup>	Max.	Unit	
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		1.4			V	
I <sub>CCDR</sub>	Data Retention Current	Com'l	L	V <sub>CC</sub> = 1.6V CE ≥ V <sub>CC</sub> - 0.3V, V <sub>IN</sub> ≥ V <sub>CC</sub> - 0.3V or V <sub>IN</sub> ≤ 0.3V No input may exceed V <sub>CC</sub> +0.3V	0.4	10	μA
			LL			10	μA
		Ind'l	L			20	μA
			LL			20	μA
t <sub>CDR</sub> <sup>[3]</sup>	Chip Deselect to Data Retention Time		0			ns	
t <sub>R</sub>	Operation Recovery Time		t <sub>RC</sub>			ns	

Data Retention Waveform



C62128V-7

Note:

- 4. No input may exceed V<sub>CC</sub>+0.3V.




Switching Characteristics Over the Operating Range<sup>[5]</sup>

Parameter	Description	CY62128V-70		CY62128V25-100		CY62128V18-200		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
<b>READ CYCLE</b>								
$t_{RC}$	Read Cycle Time	70		100		200		ns
$t_{AA}$	Address to Data Valid		70		100		200	ns
$t_{OHA}$	Data Hold from Address Change	10		10		10		ns
$t_{ACE}$	$\overline{CE}$ LOW to Data Valid		70		100		200	ns
$t_{DOE}$	$\overline{OE}$ LOW to Data Valid		35		75		125	ns
$t_{LZOE}$	$\overline{OE}$ LOW to Low Z <sup>[6]</sup>	10		10		10		ns
$t_{HZOE}$	$\overline{OE}$ HIGH to High Z <sup>[6, 7]</sup>		25		50		75	ns
$t_{LZCE}$	$\overline{CE}$ LOW to Low Z <sup>[6]</sup>	10		10		10		ns
$t_{HZCE}$	$\overline{CE}$ HIGH to High Z <sup>[6, 7]</sup>		25		50		75	ns
$t_{PU}$	$\overline{CE}$ LOW to Power-Up	0		0		0		ns
$t_{PD}$	$\overline{CE}$ HIGH to Power-Down		70		100		200	ns
<b>WRITE CYCLE<sup>[8,9]</sup></b>								
$t_{WC}$	Write Cycle Time	70		100		200		ns
$t_{SCE}$	$\overline{CE}$ LOW to Write End	60		100		190		ns
$t_{AW}$	Address Set-Up to Write End	60		100		190		ns
$t_{HA}$	Address Hold from Write End	0		0		0		ns
$t_{SA}$	Address Set-Up to Write Start	0		0		0		ns
$t_{PWE}$	WE Pulse Width	55		90		125		ns
$t_{SD}$	Data Set-Up to Write End	30		60		100		ns
$t_{HD}$	Data Hold from Write End	0		0		0		ns
$t_{HZWE}$	WE LOW to High Z <sup>[6, 7]</sup>		25		50		100	ns
$t_{LZWE}$	WE HIGH to Low Z <sup>[6]</sup>	5		10		15		ns

Switching Waveforms

Read Cycle No. 1<sup>[10, 11]</sup>




62128V-8

Notes:


- Test conditions assume signal transition time of 5 ns or less timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified  $I_{OL}/I_{OH}$  and 100-pF load capacitance.
- At any given temperature and voltage condition,  $t_{HZCE}$  is less than  $t_{LZCE}$ ,  $t_{HZOE}$  is less than  $t_{LZOE}$ , and  $t_{HZWE}$  is less than  $t_{LZWE}$  for any given device.
- $t_{HZOE}$ ,  $t_{LZOE}$ , and  $t_{HZWE}$  are specified with  $C_L = 5$  pF as in part (b) of AC Test Loads. Transition is measured  $\pm 200$  mV from steady-state voltage.
- The internal write time of the memory is defined by the overlap of  $\overline{CE}_1$  LOW,  $\overline{CE}_2$  HIGH and WE LOW.  $\overline{CE}_1$  and WE signals must be LOW and  $\overline{CE}_2$  HIGH to initiate a write and either signal can terminate a write by going HIGH. The data input set-up and hold timing should be referenced to the rising edge of the signal that terminates the write.
- The minimum write cycle time for write cycle #3 (WE controlled,  $\overline{OE}$  LOW) is the sum of  $t_{HZWE}$  and  $t_{SD}$ .
- Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{IL}$ ,  $\overline{CE}_2 = V_{IH}$ .
- WE is HIGH for read cycle.

Switching Waveforms (continued)

Read Cycle No. 2 (OE Controlled)<sup>[11,12]</sup>



Write Cycle No. 1 (CE<sub>1</sub> or CE<sub>2</sub> Controlled)<sup>[13,14]</sup>




Notes:

- 12. Address valid prior to or coincident with CE<sub>1</sub> transition LOW and CE<sub>2</sub> transition HIGH.
- 13. Data I/O is high impedance if OE = V<sub>IH</sub>.
- 14. If CE<sub>1</sub> goes HIGH or CE<sub>2</sub> goes LOW simultaneously with WE HIGH, the output remains in a high-impedance state.

Switching Waveforms (continued)

Write Cycle No. 2 (WE Controlled, OE HIGH During Write)<sup>[13,14]</sup>



62128V-11

Note:

15. During this period, the I/Os are in output state and input signals should not be applied.

Truth Table

CE <sub>1</sub>	CE <sub>2</sub>	OE	WE	I/O <sub>0</sub> -I/O <sub>7</sub>	Mode	Power
H	X	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
X	L	X	X	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	H	L	H	Data Out	Read	Active (I <sub>CC</sub> )
L	H	X	L	Data In	Write	Active (I <sub>CC</sub> )
L	H	H	H	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )



**Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
70	CY62128VL-70SC	S34	32-Lead 450-Mil SOIC	Commercial
	CY62128VLL-70SC	S34		
	CY62128VL-70ZC	Z32	32-Lead TSOP Type 1	
	CY62128VLL-70ZC	Z32		
	CY62128VL-70ZAC	ZA32	32-Lead STSOP Type 1	
	CY62128VLL-70ZAC	ZA32		
	CY62128VL-70ZRC	ZR32	32-Lead Reverse TSOP 1	
	CY62128VLL-70ZRC	ZR32		
70	CY62128VL-70SI	S34	32-Lead 450-Mil SOIC	Industrial
	CY62128VLL-70SI	S34		
	CY62128VL-70ZI	Z32	32-Lead TSOP Type 1	
	CY62128VLL-70ZI	Z32		
	CY62128VL-70ZAI	ZA32	32-Lead STSOP Type 1	
	CY62128VLL-70ZAI	ZA32		
	CY62128VL-70ZRI	ZR32	32-Lead Reverse TSOP 1	
	CY62128VLL-70ZRI	ZR32		
100	CY62128V25L-100SC	S34	32-Lead 450-Mil SOIC	Commercial
	CY62128V25LL-100SC	S34		
	CY62128V25L-100ZC	Z32	32-Lead TSOP Type 1	
	CY62128V25LL-100ZC	Z32		
	CY62128V25L-100ZAC	ZA32	32-Lead STSOP Type 1	
	CY62128V25LL-100ZAC	ZA32		
	CY62128V25L-100ZRC	ZR32	32-Lead Reverse TSOP 1	
	CY62128V25LL-100ZRC	ZR32		
100	CY62128V25L-100SI	S34	32-Lead 450-Mil SOIC	Industrial
	CY62128V25LL-100SI	S34		
	CY62128V25L-100ZI	Z32	32-Lead TSOP Type 1	
	CY62128V25LL-100ZI	Z32		
	CY62128V25L-100ZAI	ZA32	32-Lead STSOP Type 1	
	CY62128V25LL-100ZAI	ZA32		
	CY62128V25L-100ZRI	ZR32	32-Lead Reverse TSOP 1	
	CY62128V25LL-100ZRI	ZR32		
200	CY62128V18L-200SC	S34	32-Lead 450-Mil SOIC	Commercial
	CY62128V18LL-200SC	S34		
	CY62128V18L-200ZC	Z32	32-Lead TSOP Type 1	
	CY62128V18LL-200ZC	Z32		
	CY62128V18L-200ZAC	ZA32	32-Lead STSOP Type 1	
	CY62128V18LL-200ZAC	ZA32		
	CY62128V18L-200ZRC	ZR32	32-Lead Reverse TSOP 1	
	CY62128V18LL-200ZRC	ZR32		




**Ordering Information** (continued)

<b>Speed (ns)</b>	<b>Ordering Code</b>	<b>Package Name</b>	<b>Package Type</b>	<b>Operating Range</b>
200	CY62128V18L-200SI	S34	32-Lead 450-Mil SOIC	Industrial
	CY62128V18LL-200SI	S34		
	CY62128V18L-200ZI	Z32	32-Lead TSOP Type 1	
	CY62128V18LL-200ZI	Z32		
	CY62128V18L-200ZAI	ZA32	32-Lead STSOP Type 1	
	CY62128V18LL-200ZAI	ZA32		
	CY62128V18L-200ZRI	ZR32	32-Lead Reverse TSOP 1	
	CY62128V18LL-200ZRI	ZR32		


Document #: 38-00547-A

Package Diagrams

32-Lead (450 Mil) Molded SOIC S32




32-Lead Thin Small Outline Package Z32





Package Diagrams (continued)

32-Lead Shrunken Thin Small Outline Package ZA32



32-Lead Reverse Thin Small Outline Package ZR32

