

SONY

CXK59290M/TM -70L/10L/12L

32768-word × 9-bit High Speed CMOS Static RAM



Description

The CXK59290M/TM is a 294912 bits high speed CMOS static RAM organized as 32768 words by 9 bits and operates from a single 5V supply. This device is suitable for use in high speed and low power applications in which battery back up for nonvolatility is required.

Features

- Fast access time: (Access time)
CXK59290M/TM-70L 70ns (Max.)
CXK59290M/TM-10L 100ns (Max.)
CXK59290M/TM-12L 120ns (Max.)
- Low power operation: Standby/Operation
CXK59290M/TM-70L, 10L, 12L: 2.5 μW (Typ.)/15mW (Typ.)
- Single +5V supply: +5V ± 10%
- Fully static memory... No clock or timing strobe required.
- Equal access and cycle time
- Common data input and output: three state output
- Directly TTL compatible: All inputs and outputs
- Low voltage data retention: 2.0V (Min.)
- Available in 32 pin 450mil SOP and
32 pin 8mm × 20mm TSOP (EIAJ Standard)

Block Diagram



Function

32768-word × 9-bit static RAM

Structure

Silicon gate CMOS IC

5


E90943A22 - ST

Pin Description

Symbol	Description
A0 to A14	Address input
I/O1 to I/O9	Data input/output
CE1, CE2	Chip enable 1, 2 input
WE	Write enable input
OE	Output enable input
Vcc	+5V power supply
GND	Ground
NC	No connection

Pin Configuration

(Top View)



Absolute Maximum Ratings

(Ta=25°C, GND=0V)

Item	Symbol	Rating		Unit
Supply voltage	V _{CC}	-0.5 to +7.0		V
Input voltage	V _{IN}	-0.5 * to V _{CC} +0.5		V
Input and output voltage	V _{I/O}	-0.5 * to V _{CC} +0.5		V
Allowable power dissipation	P _D	0.7		W
Operating temperature	T _{OPR}	0 to +70		°C
Storage temperature	T _{STG}	-55 to +150		°C
Soldering temperature	T _{SOLDER}	M TM	260 • 10 235 • 10	°C • sec

* V_{IN}, V_{I/O}=-3.0V Min. for pulse width less than 50ns.**Truth Table**

CE1	CE2	OE	WE	Mode	I/O1 to I/O9	V _{CC} Current
H	X	X	X	Not selected	High Z	I _{SB1} , I _{SB2}
X	L	X	X	Not selected	High Z	I _{SB1} , I _{SB2}
L	H	H	H	Output disable	High Z	I _{CC1} , I _{CC2}
L	H	L	H	Read	Data out	I _{CC1} , I _{CC2}
L	H	X	L	Write	Data in	I _{CC1} , I _{CC2}

X : "H" or "L"

DC Recommended Operating Conditions (Ta=0 to +70°C, GND=0V)

Item	Symbol	Min.	Typ.	Max.	Unit
Supply voltage	V _{CC}	4.5	5.0	5.5	V
Input high voltage	V _{IH}	2.2	—	V _{CC} +0.3	V
Input low voltage	V _{IL}	-0.3 *	—	0.8	V

* V_{IL}=-3.0V Min. for pulse width less than 50ns.

Electrical Characteristics**• DC and operating characteristics**

(Vcc=5V ± 10%, GND=0V, Ta=0 to +70°C)

Item	Symbol	Test conditions	Min.	Typ. *	Max.	Unit
Input leakage current	I _{IN}	V _{IN} =GND to V _{CC}	-0.5	—	0.5	μA
Output leakage current	I _{OL}	CE1=V _{IL} or CE2=V _{IL} or OE=V _{IL} or WE=V _{IL} , V _{IO} =GND to V _{CC}	-0.5	—	0.5	μA
Operating power supply current	I _{CC1}	CE1=V _{IL} , CE2=V _{IL} , I _{OUT} =0mA V _{IN} =V _{IL} or V _{IL}	—	25	50	mA
		CE1 ≤ 0.2V, CE2 ≥ V _{CC} -0.2V V _{IN} ≤ 0.2V or ≥ V _{CC} -0.2V	—	23	45	mA
Average operating current	I _{CC2}	Min. cycle Duty=100% I _{OUT} =0mA	70L	—	70	mA
			10L	—	70	
			12L	—	70	
Standby current	I _{SBI}	CE2 ≤ 0.2V or CE1 ≥ V _{CC} -0.2V CE2 ≥ V _{CC} -0.2V	0 to +70°C	—	25	μA
			0 to +40°C	—	5	
			25°C	—	0.5	
	I _{SB2}	CE1=V _{IL} or CE2=V _{IL}	—	0.4	2	mA
Output high voltage	V _{OH}	I _{OH} =-1.0mA	2.4	—	—	V
Output low voltage	V _{OL}	I _{OL} =2.1mA	—	—	0.4	V


* V_{CC}=5V, Ta=25°C**I/O capacitance**

(Ta=25°C, f=1MHz)

Item	Symbol	Test conditions	Min.	Max.	Unit
Input capacitance	C _{IN}	V _{IN} =0V	—	6	pF
I/O capacitance	C _{IO}	V _{IO} =0V	—	8	pF

Note) This parameter is sampled and is not 100% tested.**AC characteristics****• AC test conditions** (V_{CC}=5V ± 10%, Ta=0 to +70°C)

Item		Conditions
Input pulse high level		V _{IH} =2.2V
Input pulse low level		V _{IL} =0.8V
Input rise time		t _r =5ns
Input fall time		t _f =5ns
Input and output reference level		1.5V
Output load conditions	10L/12L	C _L * =100pF, 1TTL
	70L	C _L * =30pF, 1TTL

* C_L includes scope and jig capacitances.

• Read cycle

Item	Symbol	-70L		-10L		-12L		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Read cycle time	t _{RC}	70	—	100	—	120	—	ns
Address access time	t _{AA}	—	70	—	100	—	120	ns
Chip enable access time (CE1)	t _{CO1}	—	70	—	100	—	120	ns
Chip enable access time (CE2)	t _{CO2}	—	70	—	100	—	120	ns
Output enable to output valid	t _{OE}	—	35	—	50	—	60	ns
Output hold from address change	t _{OH}	5	—	10	—	10	—	ns
Chip enable to output in low Z (CE1, CE2)	t _{LZ1} , t _{LZ2}	10	—	10	—	10	—	ns
Output enable to output in low Z (OE)	t _{OLZ}	5	—	5	—	5	—	ns
Chip disable to output in high Z (CE1, CE2)	t _{HZ1} , t _{HZ2} *	0	30	0	30	0	30	ns
Chip disable to output in high Z (OE)	t _{OHZ} *	0	30	0	30	0	30	ns

* t_{Hz} and t_{OHz} are defined as the time at which the outputs become the high impedance state and are not referred to as output voltage levels.


• Write cycle

Item	Symbol	-70L		-10L		-12L		Unit
		Min.	Max.	Min.	Max.	Min.	Max.	
Write cycle time	t _{WC}	70	—	100	—	120	—	ns
Address valid to end of write	t _{AW}	65	—	80	—	100	—	ns
Chip enable to end of write	t _{CW}	65	—	80	—	100	—	ns
Data to write time overlap	t _{DW}	30	—	35	—	40	—	ns
Data hold from write time	t _{DH}	0	—	0	—	0	—	ns
Write pulse width	t _{WP}	50	—	60	—	70	—	ns
Address set up time	t _{AS}	0	—	0	—	0	—	ns
Write recovery time (WE)	t _{WR}	0	—	0	—	0	—	ns
Write recovery time (CE1, CE2)	t _{WR1}	0	—	0	—	0	—	ns
Output active from end of write	t _{Ow}	10	—	10	—	10	—	ns
Write to output in high Z	t _{WHZ} *	0	25	0	25	0	25	ns


* t_{whz} is defined as the time at which the outputs become the high impedance state and are not referred to as output voltage levels.

Timing Waveform


- Read cycle (1) : $\overline{CE1}=\overline{OE}=V_{IL}$, $CE2=V_{IH}$, $\overline{WE}=V_{IH}$




- Read cycle (2) : $\overline{WE}=V_{IH}$




- Write cycle (1) : \overline{WE} control



- Write cycle (2) : CE1 control



- Write cycle (3) : CE2 control



5

* During I/O pins are in the output state, the data input signals of opposite phase to the output must not be applied.


Data Retention Characteristics

(Ta=0 to +70°C)


Item	Symbol	Test conditions	Min.	Typ.	Max.	Unit
Data retention voltage	V _{D_R}	* 1	2.0	—	5.5	V
Data retention current	I _{CCDR1}	V _{CC} =3.0V * 1	0 to +70°C	—	—	10
			0 to +40°C	—	—	2
			25°C	—	0.25	1
	I _{CCDR2}	V _{CC} =2.0 to 5.5V * 1	—	0.5 * 3	25	μA
Data retention setup time	t _{CDRS}	Chip disable to data retention	0	—	—	ns
Recovery time	t _R	mode	t _{RC} * 2	—	—	ns







* 1. CE1 \geq V_{CC}-0.2V, CE2 \geq V_{CC}-0.2V (CE1 control) or CE2 \leq 0.2V (CE2 control)* 2. t_{RC} : Read cycle time* 3. V_{CC}=5V, Ta=25°C







- Low supply voltage data retention waveform (1) : CE1 control



- Low supply voltage data retention waveform (2) : CE2 control



Example of Representative Characteristics**Standby current vs. Supply voltage****Standby current vs. Ambient temperature****Input voltage level vs. Supply voltage****Standby current vs. Ambient temperature****Output high current vs. Output high voltage****Output low current vs. Output low voltage**



Supply current vs. Supply voltage**Supply current vs. Ambient temperature****Supply current vs. Frequency****Access time vs. Load capacitance****Access time vs. Supply voltage****Access time vs. Ambient temperature**

Package Outline

Unit : mm

CXK59290M

32 pin SOP (Plastic) 450 mil




SONY NAME	SOP-32P-L03
EIAJ NAME	SOP032-P-0450-B
JEDEC CODE	_____

CXK59290TM

32 pin TSOP (Plastic)

5



Note) Dimensions marked with * does not include resin residue.

SONY NAME	TSOP-32P-L01
EIAJ NAME	TSOP032-P-0820-A
JEDEC CODE	_____