87C528



### **FEATURES**

- 80C51 instruction set
  - 32k × 8 EPROM
  - 512 × 8 RAM
- Memory addressing capability
   64k ROM and 64k RAM
- Three 16-bit counter/timers
- On-chip watchdog timer with oscillator
- Full duplex UART
- I2C serial interface
- Power control modes
  - Idle mode
  - Power-down mode
  - Warm start from power-down
- CMOS and TTL compatible
- Two speed ranges at V<sub>CC</sub> = 5V
- 16MHz
- OTP package available
- · EPROM code protection

### DESCRIPTION

The 87C528 single-chip 8-bit microcontroller is manufactured in an advanced CMOS process and is a derivative of the 80C51 microcontroller family. The 87C528 has the same instruction set as the 80C51.

This device provides architectural enhancements that make it applicable in a variety of applications in consumer, telecom and general control systems, especially in those systems which need large ROM and RAM capacity on-chip

The 87C528 contains a 32k  $\times$  8 EPROM, a 512  $\times$  8 RAM, four 8-bit I/O ports, two 16-bit timer/event counters (identical to the timers of the 80C51), a 16-bit timer (identical to the timer 2 of the 80C52), a watchdog timer with a separate oscillator, a multi-source, two-priority-level, nested interrupt structure, two senal interfaces (UART and I²C-bus), and on-chip oscillator and timing circuits.

In addition, the 87C528 has two software selectable modes of power reduction — idle mode and power-down mode. The idle mode freezes the CPU while allowing the RAM, timers, senal port, and interrupt system to continue functioning. The power-down mode saves the RAM contents but freezes the oscillator, causing all other chip functions to be inoperative.

### ORDERING INFORMATION

ORDER MARINE							
DESCRIPTION	ORDER CODE	PKG DESIGNATOR*					
40-pin Ceramic DIP	87C528/BQA	GDIP1-T40					
44-pin Ceramic Quad Flat Pack (QFP)	87C528/BMA	GQCCI-J44					


<sup>\*</sup> MIL-STD 1835 or Appendix A of 1995 Military Data Handbook

April 8, 1993

109

853-1700 09499

87C528



7110826 0084919 T99 **=** 


87C528


## PIN DESCRIPTION

PIN DESCR	Pin No.			I	
Mnemonic	DIP	LCC	QFP	Туре	Name and Function
V <sub>SS</sub>	20	22	16	1	Ground: 0V reference
V <sub>CC</sub>	40	44	38	ľ	Power Supply: This is the power supply voltage for normal, idle, and power-down opera-
VCC	••	] "		] '	tion
P0 0-0 7	39–32	43–36	37–30	1/0	Port 0: Port 0 is an open-drain, bidirectional I/O port Port 0 pins that have 1s written to them float and can be used as high-impedance inputs. Port 0 is also the multiplexed low-order address and data bus during accesses to external program and data memory. In this application, it uses strong internal pull-ups when emitting 1s. Port 0 also outputs the code bytes during program verification in the P87C528. External pull-ups are required during program verification.
P1.0-P1.7	1-8	2–9	40–44 1–3	I/O	Port 1: Port 1 is an 8-bit bidirectional I/O port with internal pull-ups, except P1 6 and P1 7 which have open drain. Port 1 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 1 pins that are externally pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics I <sub>IL</sub> ) Port 1 can sink/source one TTL (4 LSTTL) inputs. Port 1 receives the low-order address byte during program memory verification. Port 1 also serves alternate functions for timer 2.
j	1	2	40	1	T2 (P1.0): Timer/counter 2 external count input
l	2	3	41	1	T2EX (P1.1): Timer/counter 2 trigger input
ļ	7	8	2	1/0	SCL (P1.6): I <sup>2</sup> C serial port clock line
ŀ	8	9	3	1/0	SDA (P1.7): I <sup>2</sup> C serial port data line
P2 0-P2 7	1	1	i -	1	
:	21–28	24–31	1825	1/0	Port 2: Port 2 is an 8-bit bidirectional I/O port with internal pull-ups. Port 2 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 2 pins that are externally being pulled low will source current because of the internal pull-ups. (See DC Electrical Characteristics. I <sub>IL</sub> .) Port 2 emits the high-order address byte during fetches from external program memory and during accesses to external data memory that use 16-bit addresses (MOVX @DPTR). In this application, it uses strong internal pull-ups when emitting 1s. During accesses to external data memory that use 8-bit addresses (MOV @Ri), port 2 emits the contents of the P2 special function register.
P3.0-P3 7	10–17	11, 13–19	5, 7–13	1/0	Port 3: Port 3 is an 8-bit bidirectional I/O port with internal pull-ups. Port 3 pins that have 1s written to them are pulled high by the internal pull-ups and can be used as inputs. As inputs, port 3 pins that are externally being pulled low will source current because of the pull-ups. (See DC Electrical Characteristics: I <sub>IL</sub> ). Port 3 also serves the special features of the SC80C51 family, as listed below.
	10	11	5	1	RxD (P3.0): Serial input port
	11	13	7	0	TxD (P3.1): Serial output port
	12	14	8	1	INTO (P3.2): External interrupt
	13	15	9	1	INT1 (P3.3): External interrupt
	14	16	10	lι	T0 (P3.4): Timer 0 external input
	15	17	11	l i	T1 (P3.5): Timer 1 external input
	16	18	12	0	WR (P3.6): External data memory write strobe
	17	19	13	ŏ	RD (P3.7): External data memory read strobe
	1	l	_		1 . ,
RST	9	10	4	1/0	Reset: A high on this pin for two machine cycles while the oscillator is running, resets the device. An internal diffused resistor to $V_{SS}$ permits a power-on reset using only an external capacitor to $V_{CS}$ . After a watchdog timer overflow, this pin is pulled high while the internal reset signal is active
ALE/PROG	30	33	27	1/O	Address Latch Enable/Program Pulse: Output pulse for latching the low byte of the address during an access to external memory. In normal operation, ALE is emitted at a constant rate of 1/6 the oscillator frequency, and can be used for external timing or clocking. Note that one ALE pulse is skipped during each access to external data memory. This pin is also the program pulse input (PROG) during EPROM programming.
PSEN	29	32	26	0	Program Store Enable: The read strobe to external program memory When the device is executing code from the external program memory, PSEN is activated twice each machine cycle, except that two PSEN activations are skipped during each access to external data memory. PSEN is not activated during fetches from internal program memory.
EA/V <sub>PP</sub>	31	35	29	ł	External Access Enable/Programming Supply Voltage: EA must be externally held low to enable the device to fetch code from external program memory locations 0000H to 7FFFH If EA is held high, the device executes from internal program memory unless the program counter contains an address greater than 7FFFH This pin also receives the 12 75V programming supply voltage (V <sub>PP</sub> ) during EPROM programming
XTAL1	19	21	15	ŀ	Crystal 1: Input to the inverting oscillator amplifier and input to the internal clock generator circuits
XTAL2	18	20	14	0	Crystal 2: Output from the inverting oscillator amplifier
					1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 - 1 -

7110826 0084920 700

87C528





112

87C528

Table 1. Internal and External Program Memory Access with Security Bit Set

INSTRUCTION	ACCESS TO INTERNAL PROGRAM MEMORY	ACCESS TO EXTERNAL PROGRAM MEMORY
MOVC in internal program memory	YES	YES
MOVC in external program memory	NO	YES

### ROM CODE PROTECTION

By setting a mask programmable security bit, the ROM content in the 83C528 is protected, i.e., it cannot be read out by any test mode or by any instruction in the external program memory space. The MOVC instructions are the only ones which have access to program code in the internal or external program memory. The EA input is latched during RESET and is 'don't care' after RESET. This implementation prevents reading from internal program code by switching from external program memory to internal program memory during MOVC instruction or an instruction that handles immediate data. Table 1 lists the access to the internal and external program memory by the MOVC instructions when the security bit has been set to logical one. If the security bit has been set to a logical of there are no restrictions for the MOVC instructions.

#### INTERNAL DATA MEMORY

The internal data memory is divided into three physically separated segments: 256 bytes of RAM, 256 bytes of AUX-RAM, and a 128 bytes special function area. These can be addressed each in a different way.

- RAM 0 to 127 can be addressed directly and indirectly as in the 80C51 Address pointers are R0 and R1 of the selected register bank
- RAM 128 to 255 can only be addressed indirectly as in the 80C51.
   Address pointers are R0 and R1 of the selected register bank
- AUX-RAM 0 to 255 is indirectly addressed in the same way as external data memory with the MOVX instructions. Address pointers are R0, R1 of the selected register bank and DPTR. An access to AUX-RAM 0 to 255 will not affect ports P0, P2, P3 6 and P3 7.

An access to external data memory locations higher than 255 will be performed with the MOVX DPTR instructions in the same way as in the 8051 structure, so with P0 and P2 as data/address bus and P3 6 and P3 7 as write and read timing signals. Note that these external data memory cannot be accessed with R0 and R1 as address pointer.

### TIMER 2

Timer 2 is functionally equal to the Timer 2 of the 8052AH. Timer 2 is a 16-bit timer/counter. These 16 bits are formed by two special function registers TL2 and TH2. Another pair of special function register RCAP2L and RCAP2H form a 16-bit capture register or a 16-bit reload register. Like Timer 0 and 1, it can operate either as a timer or as an event counter. This is selected by bit C/T2N in the special function register T2CON. It has three operating modes. capture, autoload, and baud rate generator mode which are selected by bits in T2CON.

### **WATCHDOG TIMER T3**

The watchdog timer consists of an 11-bit prescaler and an 8-bit timer formed by special function register T3. The prescaler is incremented by an on-chip oscillator with a fixed frequency of 1MHz. The maximum tolerance on this frequency is -50% and +100%. The 8-bit

timer increments every 2048 cycles of the on-chip oscillator. When a timer overflow occurs, the microcontroller is reset and a reset output pulse of 16  $\times$  2048 cycles of the on-chip oscillator is generated at pin RST. The internal RESET signal is not inhibited when the external RST pin is kept low by, for example, an external reset circuit. The RESET signal drives port 1, 2, 3 into the high state and port 0 into the high impedance state.

The watchdog timer is controlled by one special function register WDCON with the direct address location A5H WDCON can be read and written by software. A value of A5H in WDCON halts the on-chip oscillator and clears both the prescaler and timer T3. After the RESET signal, WDCON contains A5H. Every value other than A5H in WDCON enables the watchdog timer. When the watchdog timer is enabled, it runs independently of the XTAL-clock.

Timer T3 can be read on the fly. Timer T3 can only be written if WDCON contains the value 5AH. A successful write operation to T3 will clear the prescaler and WDCON, leaving the watchdog enabled and preventing inadvertent changes of T3. To prevent an overflow of the watchdog timer, the user program has to reload the watchdog timer within periods that are shorter than the programmed watchdog timer internal. This time interval is determined by an 8-bit value that has to be loaded in register T3 while at the same time the prescaler is cleared by hardware.

Watchdog timer interval =

 $\frac{[256 - (T3)] \times 2048}{\text{on - chip oscillator frequency}}$ 

### BIT-LEVEL I2C INTERFACE

This bit-level serial I/O interface supports the I<sup>2</sup>C-bus. P1 6/SCL and P1.7/SDA are the serial I/O pins. These two pins meet the I<sup>2</sup>C specification concerning the input levels and output drive capability Consequently, these pins have an open drain output configuration All the four modes of the I<sup>2</sup>C-bus are supported

- master transmitter
- master receiver
- slave transmitter
- slave receiver

The advantages of the bit-level  $I^2C$  hardware compared with a full software  $I^2C$  implementation are:

- the hardware can generate the SCL pulse
- Testing a single bit (RBF respectively, WBF) is sufficient as a check for error free transmission

The bit-level I<sup>2</sup>C hardware operates on serial bit level and performs the following functions

- filtering the incoming serial data and clock signals
- recognizing the START condition
- generating a serial interrupt request SI after reception of a START condition and the first falling edge of the serial clock
- recognizing the STOP condition
- recognizing a serial clock pulse on the SCL line
- latching a serial bit on the SDA line (SDI)

April 8, 1993

113

**7**110826 0084922 583 **...** 

87C528

- stretching the SCL LOW period of the serial clock to suspend the transfer of the next serial data bit
- setting Read Bit Finished (RBF) when the SCL clock pulse has finished and Write Bit Finished (WBF) if there is no arbitration loss detected (i.e., SDA = 0 while SDO = 1)
- setting a serial clock Low-to-High detected (CLH) flag
- setting a Bus Busy (BB) flag on a START condition and clearing this flag on a STOP condition
- releasing the SCL line and clearing the CLH, RBF and WBF flags to resume transfer of the next serial data bit
- generating an automatic clock if the single bit data register S1BIT is used in master mode.

The following functions must be done in software:

- handling the I2C START interrupts
- converting serial to parallel data when receiving
- converting parallel to serial data when transmitting
- comparing the received slave address with its own
- interpreting the acknowledge information
- guarding the I2C status if RBF or WBF = 0.

Additionally, if acting as master:

- generating START and STOP conditions
- handling bus arbitration
- generating serial clock pulses if S1BIT is not used.

Three SFRs control the bit-level I<sup>2</sup>C interface: S1INT, S1BIT and S1SCS

### **OSCILLATOR CHARACTERISTICS**

XTAL1 and XTAL2 are the input and output, respectively, of an inverting amplifier. The pins can be configured for use as an on-chip oscillator, as shown in the Logic Symbol.

To drive the device from an external clock source, XTAL1 should be driven while XTAL2 is left unconnected. There are no requirements on the duty cycle of the external clock signal, because the input to the internal clock circuitry is through a divide-by-two flip-flop. However, minimum and maximum high and low times specified in the data sheet must be observed.

#### RESET

A reset is accomplished by holding the RST pin high for at least two machine cycles (24 oscillator periods), while the oscillator is running. To insure a good power-up reset, the RST pin must be high long enough to allow the oscillator time to start up (normally a few milliseconds) plus two machine cycles. At power-up, the voltage on  $V_{\rm CC}$  and RST must come up at the same time for a proper start-up.

## **IDLE MODE**

In idle mode, the CPU puts itself to sleep while all of the on-chip peripherals stay active. The instruction to invoke the idle mode is the last instruction executed in the normal operating mode before the idle mode is activated. The CPU contents, the on-chip RAM, and all of the special function registers remain intact during this mode. The idle mode can be terminated either by any enabled interrupt (at which time the process is picked up at the interrupt service routine and continued), or by a hardware reset which starts the processor in the same manner as a power-on reset.

### POWER-DOWN MODE

In the power-down mode, the oscillator is stopped and the instruction to invoke power-down is the last instruction executed. The power-down mode can be terminated by a RESET in the same way as in the 80C51 or in addition by one of two external interrupts, INTO or INT1. A termination with an external interrupt does not affect the internal data memory and does not affect the special function registers. This makes it possible to exit power-down without changing the port output levels. To terminate the power-down mode with an external interrupt INTO or INT1 must be switched to level-sensitive and must be enabled. The external interrupt input signal INTO and INT1 must be kept low until the oscillator has restarted and stabilized. An instruction following the instruction that puts the device in the power-down mode will be executed. A reset generated by the watchdog timer terminates the power-down mode in the same way as an external RESET, and only the contents of the on-chip RAM are preserved. The control bits for the reduced power modes are in the special function register PCON.

### **DESIGN CONSIDERATIONS**


At power-on, the voltage on  $V_{\rm CC}$  and RST must come up at the same time for a proper start-up.

When the idle mode is terminated by a hardware reset, the device normally resumes program execution, from where it left off, up to two machine cycles before the internal reset algorithm takes control. On-chip hardware inhibits access to internal RAM in this event, but access to the port pins is not inhibited. To eliminate the possibility of an unexpected write when idle is terminated by reset, the instruction following the one that invokes idle should not be one that writes to a port pin or to external memory

Table 2 shows the state of I/O ports during low current operating modes.

Table 2. External Pin Status During Idle and Power-Down Modes

MODE	PROGRAM MEMORY	ALE	PSEN	PORT 0	PORT 1	PORT 2	PORT 3
Idle	Internal	1	1	Data	Data	Data	Data
Idle	External	1	1	Float	Data	Address	Data
Power-down	Internal	0	0	Data	Data	Data	Data
Power-down	External	0	0	Float	Data	Data	Data



April 8, 1993

87C528

### **ABSOLUTE MAXIMUM RATINGS**1, 2, 3

PARAMETER	RATING	UNIT
Operating temperature under bias	-55 to +125	°C
Storage temperature range	-65 to +150	°C
Voltage on EA/V <sub>PP</sub> pin to V <sub>SS</sub>	0 to +13.0	V
Voltage on any other pin to V <sub>SS</sub>	-0.5 to V <sub>CC</sub> +0.5	V
Input, output current on any two pins	±10	mA
Power dissipation (based on package heat transfer limitations, not device power consumption)	10	w

### NOTES:

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any conditions other than those described in the AC and DC Electrical Characteristics section of this specification is not implied.

This product includes circuitry specifically designed for the protection of its internal devices from the damaging effects of excessive static charge. Nonetheless, it is suggested that conventional precautions be taken to avoid applying greater than the rated maxima.

<sup>3</sup> Parameters are valid over operating temperature range unless otherwise specified. All voltages are with respect to V<sub>SS</sub> unless otherwise noted.

87C528


## DC ELECTRICAL CHARACTERISTICS

 $T_{amb} = -55$ °C to +125°C,  $V_{CC} = 5V\pm10\%$ ,  $V_{SS}=0V$ 

		Test	LIN		
SYMBOL	PARAMETER	Conditions	MIN	MAX	UNIT
VIL	Input low voltage, except EA, P1.6/SCL, P1.7/SDA		-0.5	0.2V <sub>CC</sub> -0.25	٧
V <sub>IL1</sub>	Input low voltage to EA		0	0.2V <sub>CC</sub> -0.45	<b>V</b>
V <sub>IL2</sub>	Input low voltage to P1.6/SCL, P1.7/SDA <sup>5</sup>		-0.5	0.3V <sub>CC</sub>	٧
V <sub>IH</sub>	Input high voltage, except XTAL1, RST, P1.6/SCL, P1.7/SDA		0.2V <sub>CC</sub> +1.1	V <sub>CC</sub> +0.5	٧
V <sub>IH1</sub>	Input high voltage, XTAL1, RST		0.7V <sub>CC</sub> +0.2	V <sub>CC</sub> +0.5	٧
V <sub>IH2</sub>	Input high voltage, P1.6/SCL, P1.7/SDA <sup>5</sup>		0.7V <sub>CC</sub>	6.0	٧
V <sub>OL</sub>	Output low voltage, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	$V_{CC} = 4.5V;$ $I_{OL} = 100\mu A$ $I_{OL} = 1.6mA$ $I_{OL} = 3.5mA$		0.3 0.45 1.0	V V V
V <sub>OL1</sub>	Output low voltage, port 0, ALE, PSEN	$V_{CC} = 4.5V;$ $I_{OL} = 200\mu A$ $I_{OL} = 3.2m A$ $I_{OL} = 7.0m A$		0.3 0.45 1.0	V V
V <sub>OL2</sub>	Output low voltage, P1.6/SCL, P1.7/SDA	I <sub>OL</sub> = 3.0mA		0.4	٧
VoH	Output high voltage, ports 1, 2, 3 (except P1.6 and P1.7)	V <sub>CC</sub> = 4.5V; I <sub>OH</sub> = -10μA I <sub>OH</sub> = -30μA	V <sub>CC</sub> -0.3 V <sub>CC</sub> -0.7		v v
*OH		I <sub>OH</sub> = -60μA	V <sub>CC</sub> -1.5		V
	Output high voltage (port 0 in external bus mode, ALE, PSEN)	$V_{CC} = 4.5V;$ $I_{OH} = -200\mu A$	V <sub>CC</sub> -0.3		v
V <sub>OH1</sub>		$I_{OH} = -3.2 \text{mA}$ $I_{OH} = -7.0 \text{mA}$	V <sub>CC</sub> -0.7 V <sub>CC</sub> -1.5	1	V V
IIL	Logical 0 input current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	$V_{IN} = 0.45V$	VCC-1.5	_ <del>-75</del>	V
ITL	Logical 1-to-0 transition current, ports 1, 2, 3, except P1.6/SCL, P1.7/SDA	See note 3		-750	μА
I <sub>L1</sub>	Input leakage current, port 0, EA	0.45V <v<sub>I <v<sub>CC</v<sub></v<sub>	-10	10	μА
l <sub>L2</sub>	Input leakage current, P1.6/SCL, P1.7/SDA	0V <vi 6.0v<br="" <="">0V <v<sub>CC &lt; 5.5V</v<sub></vi>	-10	10	μА
lcc	Power supply current: Active mode @ 16MHz Idle mode @ 16MHz Power down mode	See note 4		39 7 200	mA mA μA
R <sub>RST</sub>	Internal reset pull-down resistor		50	225	kΩ
C <sub>IO</sub>	Pin capacitance <sup>6</sup>			10	pF

### NOTES:

- 1. Capacitive loading on ports 0 and 2 may cause spurious noise to be superimposed on the Vols of ALE and ports 1 and 3. The noise is due to external bus capacitance discharging into the port 0 and port 2 pins when these pins make 1-to-0 transitions during bus operations. In the worst cases (capacitive loading > 100pF), the noise pulse on the ALE pin may exceed 0.8V. In such cases, it may be desirable to qualify ALE with a Schmitt Trigger, or use an address latch with a Schmitt Trigger STROBE input. Under steady state (non-transient) conditions, IoL must be externally limited as follows: 10mA per port pin, port 0 total (all bits) 26mA, ports 1, 2, and total each (all bits) 15mA.
- 2. Capacitive loading on ports 0 and 2 may cause the VOH on ALE and PSEN to momentarily fall below the 0.9VCC specification when the address bits are stabilizing.
- 3. Pins of ports 1, 2 and 3 source a transition current when they are being externally driven from 1 to 0. The transition current reaches its maximum value when  $V_{\mbox{\scriptsize IN}}$  is approximately 2V.
- See Figures 8 through 12 for I<sub>CC</sub> test conditions.
   The input threshold voltage of P1.6 and P1.7 (SIO1) meets the I<sup>2</sup>C specification, so an input voltage below 1.5V will be recognized as a logic 0 while an input voltage above 3.0V will be recognized as a logic 1.
- These values are characterized but not 100% tested.



April 8, 1993

87C528

## AC ELECTRICAL CHARACTERISTICS<sup>1, 2</sup>

				CLOCK	VARIABL	E CLOCK		
SYMBOL	FIGURE	PARAMETER	MIN	MAX	MIN	MAX	UNIT	
1/t <sub>CLCL</sub>	1	Oscillator frequency Speed Versions 3.5MHz			3.5	16	MHz	
tLHLL	1	ALE pulse width	70		2t <sub>CLCL</sub> -55		ns	
t <sub>AVLL</sub>	1	Address valid to ALE low	23	<u> </u>	t <sub>CLCL</sub> -40		ns	
t <sub>LLAX</sub>	1	Address hold after ALE low	13		t <sub>CLCL</sub> -50		ns	
t <sub>LLIV</sub>	1	ALE low to valid instruction in		138		4t <sub>CLCL</sub> -115	ns	
t <sub>LLPL</sub>	1	ALE low to PSEN low	7		t <sub>CL</sub> -55		ns	
t <sub>PLPH</sub>	. 1	PSEN pulse width	138		3t <sub>CLCL</sub> -50		ns	
t <sub>PLIV</sub>	1	PSEN low to valid instruction in		67		3t <sub>CLCL</sub> -120	ns	
t <sub>PXIX</sub>	1	Input instruction hold after PSEN	0		0		ns	
t <sub>PXIZ</sub>	1	Input instruction float after PSEN		37		t <sub>CLCL</sub> -25	ns	
t <sub>AVIV</sub>	1	Address to valid instruction in		172		5t <sub>CLCL</sub> -140	ns	
t <sub>PLAZ</sub>	1	PSEN low to address float		20		20	ns	
Data Memo	ry			<u> </u>		·	<u> </u>	
t <sub>RLRH</sub>	2, 3	RD pulse width	275		6t <sub>CLCL</sub> -100		ns	
twwn	2, 3	WR pulse width	275		6t <sub>CLCL</sub> -100		ns	
t <sub>RLDV</sub>	2,3	RD low to valid data in		137		5t <sub>CLCL</sub> -175	ns	
t <sub>RHDX</sub>	2, 3	Data hold after RD	0		0		ns	
t <sub>RHDZ</sub>	2, 3	Data float after RD		40		2t <sub>CLCL</sub> -85	ns	
t <sub>LLDV</sub>	2, 3	ALE low to valid data in		330		8t <sub>CLCL</sub> -170	ns	
t <sub>AVDV</sub>	2, 3	Address to valid data in		377		9t <sub>CLCL</sub> -185	ns	
<sup>t</sup> LLWL	2, 3	ALE low to RD or WR low	137	237	3t <sub>CLCL</sub> -50	3t <sub>CLCL</sub> +50	ns	
t <sub>AVWL</sub>	2, 3	Address valid to WR low or RD low	120		4t <sub>CLCL</sub> -130		ns	
tavwx	2, 3	Data valid to WR transition	12		t <sub>CLCL</sub> -50	<u> </u>	ns	
twhax	2, 3	Data hold after WR	12		t <sub>CLCL</sub> -50		ns	
t <sub>RLAZ</sub>	2, 3	RD low to address float		0		0	ns	
twhLH	2, 3	RD or WR high to ALE high	22	102	t <sub>CLCL</sub> -40	t <sub>CLCL</sub> +40	ns	
External Clo	ock						<u> </u>	
tснсх	6	High time	20		20		ns	
t <sub>CLCX</sub>	6	Low time	20		20		ns	
tclch	6	Rise time		20		20	ns	
t <sub>CHCL</sub>	6	Fall time		20		20	ns	
Shift Regist	er				<u>.                                    </u>			
t <sub>XLXL</sub>	4	Serial port clock cycle time	750		12t <sub>CLCL</sub>		ns	
QVXH	4	Output data setup to clock rising edge	492		10t <sub>CLCL</sub> -133		ns	
txHQX	4	Output data hold after clock rising edge	8	T	2t <sub>CLCL</sub> -117		ns	
XHDX	4	Input data hold after clock rising edge	0		0		ns	
XHDV	4	Clock rising edge to input data valid	1	492		10t <sub>CLCL</sub> 133	ns	

# 7110826 0084926 129 🖿

Parameters are valid over operating temperature range unless otherwise specified
 Load capacitance for port 0, ALE, and PSEN = 100pF, load capacitance for all other outputs = 80pF.

87C528

### AC ELECTRICAL CHARACTERISTICS - I2C INTERFACE7

SYMBOL	PARAMETER	INPUT	OUTPUT	I <sup>2</sup> C SPECIFICATION
SCL TIMIN	G CHARACTERISTICS			
t <sub>HD</sub> ; STA	START condition hold time	≥ 14 t <sub>CLCL</sub> <sup>1</sup>	Note 2	≥ 4.0µs
tLOW	SCL LOW time	≥ 16 t <sub>CLCL</sub>	Note 2	≥ 4.7µs
thigh	SCL HIGH time	≥ 14 t <sub>CLCL</sub> 1	≥ 80 t <sub>CLCL</sub> 3	≥ 4.0µs
t <sub>RC</sub>	SCL rise time	≤ 1μs <sup>4</sup>	Note 5	≤1.0μs
t <sub>FC</sub>	SCL fall time	≤ 0.3μs <sup>4</sup>	≤ 0.3μs <sup>6</sup>	≤ 0.3μs
SDA TIMIN	G CHARACTERISTICS			
t <sub>SU</sub> ; DAT1	Data set-up time	≥ 250ns	Note 2	≥ 250ns
t <sub>HD</sub> ; DAT	Data hold time	≥ 0ns	Note 2	≥ 0ns
t <sub>SU</sub> ; STA	Repeated START set-up time	≥ 14 t <sub>CLCL</sub> 1	Note 2	≥ 4.7µs
t <sub>SU</sub> ; STO	STOP condition set-up time	≥ 14 t <sub>CLCL</sub> <sup>1</sup>	Note 2	≥ 4.0µs
† <sub>BUF</sub>	Bus free time	≥ 14 t <sub>CLCL</sub> 1	Note 2	≥ 4.7µs
t <sub>RD</sub>	SDA rise time	≤ 1μs <sup>4</sup>	Note 5	≤ 1.0μs
t <sub>FD</sub>	SDA fall time	≤ 0.3μs <sup>4</sup>	≤ 0.3μs <sup>6</sup>	≤ 0.3μs

#### NOTES:

- At f<sub>CLK</sub> = 3.5MHz, this evaluates to 14 × 286ns = 4µs, i.e., the bit-level I<sup>2</sup>C interface can respond to the I<sup>2</sup>C protocol for f<sub>CLK</sub> ≥ 3.5MHz.
- 2. This parameter is determined by the user software, it has to comply with the I2C.
- This value gives the autoclock pulse length which meets the I<sup>2</sup>C specification for the specified XTAL clock frequency range. Alternatively, the SCL pulse may be timed by software.
- 4. Spikes on SDA and SCL lines with a duration of less than 4 x f<sub>CLK</sub> will be filtered out.
- The rise time is determined by the external bus line capacitance and pull-up resistor, it must be ≤ 1μs.
- 6. The maximum capacitance on bus lines SDA and SCL is 400pF.
- 7. These valves are characterized but not 100% production tested.

### **EXPLANATION OF THE AC SYMBOLS**


Each timing symbol has five characters. The first character is always 't' (= time). The other characters, depending on their positions, indicate the name of a signal or the logical status of that signal. The designations are:


- A Address
- C Clock
- D Input data
- H Logic level high
- I Instruction (program memory contents)
- L Logic level low, or ALE
- P PSEN

- Q Output data
- R RD signal
- t Time
- V Valid
- W- WR signal
  X No longer a valid logic level
- Z Float
- Examples: t<sub>AVLL</sub> = Time for address valid
  - to ALE low.
  - t<sub>LLPL</sub> = Time for ALE low to
    - PSEN low.


April 8, 1993


87C528






87C528










7110826 0084929 938 🖿


April 8, 1993


87C528













87C528





NOTE:

<sup>\*</sup> Ports 1.6 and 1.7 should be connected to V<sub>CC</sub> through resistors of sufficiently high value such that the sink current into these pins does not exceed the I<sub>OL1</sub> specifications.

87C528

### **EPROM CHARACTERISTICS**

The 87C528 is programmed by using a modified Quick-Pulse Programming<sup>™</sup> algorithm. It differs from older methods in the value used for V<sub>PP</sub> (programming supply voltage) and in the width and number of the ALE/PROG pulses

The 87C528 contains two signature bytes that can be read and used by an EPROM programming system to identify the device. The signature bytes identify the device as an 87C528 manufactured by Philips.

Table 3 shows the logic levels for reading the signature byte, and for programming the program memory, the encryption table, and the lock bits. The circuit configuration and waveforms for quick-pulse programming are shown in Figures 13 and 14. Figure 15 shows the circuit configuration for normal program memory verification.

### **Quick-Pulse Programming**

The setup for microcontroller quick-pulse programming is shown in Figure 13 Note that the 87C528 is running with a 4 to 6MHz oscillator. The reason the oscillator needs to be running is that the device is executing internal address and program data transfers

The address of the EPROM location to be programmed is applied to ports 1, 2 and 3, as shown in Figure 13. The code byte to be programmed into that location is applied to port 0. RST, PSEN and pins of ports 2 and 3 specified in Table 3 are held at the 'Program Code Data' levels indicated in Table 3. The ALE/PROG is pulsed low 25 times as shown in Figure 14.

To program the encryption table, repeat the 25 pulse programming sequence for addresses 0 through 3FH, using the "Pgm Encryption Table' levels. Do not forget that after the encryption table is programmed, verification cycles will produce only encrypted data.

To program the lock bits, repeat the 25 pulse programming sequence using the 'Pgm Lock Bit' levels. After one lock bit is programmed, further programming of the code memory and encryption table is disabled. However, the other lock bit can still be programmed.

Note that the  $EAV_{PP}$  pin must not be allowed to go above the maximum specified  $V_{PP}$  level for any amount of time. Even a narrow glitch above that voltage can cause permanent damage to the device. The  $V_{PP}$  source should be well regulated and free of glitches and overshoot

### **Program Verification**

If lock bit 2 has not been programmed, the on-chip program memory can be read out for program verification. The address of the program memory locations to be read is applied to ports 1, 2 and 3 as shown

in Figure 15. The other pins are held at the 'Verify Code Data' levels indicated in Table 3. The contents of the address location will be emitted on port 0. External pull-ups are required on port 0 for this operation.

If the encryption table has been programmed, the data presented at port 0 will be the exclusive NOR of the program byte with one of the encryption bytes. The user will have to know the encryption table contents in order to correctly decode the verification data. The encryption table itself cannot be read out.

#### Reading the Signature Bytes

The signature bytes are read by the same procedure as a normal verification of locations 030H and 031H, except that P3 6 and P3 7 need to be pulled to a logic low. The values are

(030H) = 15H indicates manufactured by Philips

(031H) = 97H indicates 87C528

### **Program Lock Bits**

The 87C528 has 3 programmable lock bits that will provide different levels of protection for the on-chip code and data (see Table 4)

Erasing the EPROM also erases the encryption array and the program lock bits, returning the part to full functionality.

### Program/Verify Algorithms

Any algorithm in agreement with the conditions listed in Table 3, and which satisfies the timing specifications, is suitable.

#### Erasure Characteristics

Erasure of the EPROM begins to occur when the chip is exposed to light with wavelengths shorter than approximately 4,000 angstroms. Since sunlight and fluorescent lighting have wavelengths in this range, exposure to these light sources over an extended time (about 1 week in sunlight, or 3 years in room level fluorescent lighting) could cause inadvertent erasure. For this and secondary effects, it is recommended that an opaque label be placed over the window. For elevated temperature or environments where solvents are being used, apply Kapton tape Fluorglas part number 2345–5, or equivalent.

The recommended erasure procedure is exposure to ultraviolet light (at 2537 angstroms) to an integrated dose of at least 15W-sec/cm² Exposing the EPROM to an ultraviolet lamp of 12,000uW/cm² rating for 20 to 39 minutes, at a distance of about 1 inch, should be sufficient

Erasure leaves the array in an all 1s state.

April 8 1993

123

7110826 0084932 422

<sup>™</sup>Trademark phrase of Intel Corporation.

87C528

Table 3. EPROM Programming Modes

MODE	RST	PSEN	ALE/PROG	EA/V <sub>PP</sub>	P2.7	P2.6	P3.7	P3.6
Read signature	1	0	1	1	0	0	0	0
Program code data	1	0	0*	V <sub>PP</sub>	1	0	1	1
Verify code data	1	0	1	1	0	0	1	1
Pgm encryption table	1	0	0*	V <sub>PP</sub>	1	0	1	0
Pgm lock bit 1	1	0	0*	V <sub>PP</sub>	1	1	1	1
Pgm lock bit 2	1	0	0*	V <sub>PP</sub>	1	1	0	0
Pgm lock bit 3	1	0	0*	V <sub>PP</sub>	0	1	0	1

## NOTES:

'0' = Valid low for that pin, '1' = valid high for that pin.

 $V_{PP} = 12.75V \pm 0.25V.$ 

V<sub>CC</sub> = 5V±10% during programming and verification.

ALE/PROG receives 25 programming pulses while V<sub>PP</sub> is held at 12.75V. Each programming pulse is low for 100μs (±10μs) and high for a minimum of 10μs.


### Table 4.


PR	PROGRAM LOCK BITS <sup>1, 2</sup> LB1 LB2 LB3		31, 2	
			LB3	PROTECTION DESCRIPTION
1	U	U	U	No Program Lock features enabled. (Code verify will still be encrypted by the Encryption Array if programmed.)
2	Р	U	U	MOVC instructions executed from external program memory are disabled from fetching code bytes from internal memory, EA is jumped and latched on Reset, and further programming of the EPROM is disabled.
3	Р	P	U	Same as 2, also verify is disabled.
4	Р	Р	Р	Same as 3, external execution is disabled. Internal data RAM is not accessable.


## NOTES:

- P programmed. U unprogrammed.
- 2. Any other combination of the lock bits is not defined.

87C528







■ 7110826 0084934 2T5 ■


April 8, 1993

87C528

# **EPROM PROGRAMMING AND VERIFICATION CHARACTERISTICS**

1 <sub>amb</sub> = 21°C to	+2/°C, VCC = 5V±10%, VSS = 0V (See Figure 10)	
SYMBOL	PARAMETER	

SYMBOL	PARAMETER	MIN	MAX	UNIT
V <sub>PP</sub>	Programming supply voltage	12.5	13.0	٧
l <sub>PP</sub>	Programming supply current		50	mA
1/t <sub>CLCL</sub>	Oscillator frequency	4	6	MHz
tavgl	Address setup to PROG low	48t <sub>CLCL</sub>		
tGHAX	Address hold after PROG	48t <sub>CLCL</sub>		
tovaL	Data setup to PROG low	48t <sub>CLCL</sub>		
t <sub>GHDX</sub>	Data hold after PROG	48t <sub>CLCL</sub>		
t <sub>EHSH</sub>	P2.7 (ENABLE) high to V <sub>PP</sub>	48t <sub>CLCL</sub>		
tshgL	V <sub>PP</sub> setup to PROG low	10		μs
t <sub>GHSL</sub>	V <sub>PP</sub> hold after PROG	10		μs
t <sub>GLGH</sub>	PROG width	90	110	μs
tavqv	Address to data valid		48t <sub>CLCL</sub>	
t <sub>ELQZ</sub>	ENABLE low to data valid		48t <sub>CLCL</sub>	
t <sub>EHQZ</sub>	Data float after ENABLE	0	48t <sub>CLCL</sub>	_
<sup>†</sup> GHGL	PROG high to PROG low	10		μs





Purchase of Philips' I<sup>2</sup>C components conveys a license under the Philips' I<sup>2</sup>C patent to use the components in the I<sup>2</sup>C-system provided the system conforms to the I<sup>2</sup>C specifications defined by Philips.

April 8, 1993

7110826 0084935 131 1