

MOTOROLA

Product Preview

32K x 9 Bit BurstRAM™ Synchronous Static RAM

ELECTRICALLY TESTED PER: MPG62486A

The Military 62486A is a 294,912 bit synchronous static random access memory designed to provide a burstable, high-performance, secondary cache for the i486 microprocessor. It is organized as 32,768 words of 9 bits, fabricated with Motorola's high-performance silicon-gate CMOS technology. The device integrates input registers, a 2-bit counter, high speed SRAM, and high drive capability outputs onto a single monolithic circuit for reduced parts count implementation of cache data RAM applications. Synchronous design allows precise cycle control with the use of an external clock (K). CMOS circuitry reduces the overall power consumption of the integrated functions for greater reliability.

Addresses (A0-A14), data inputs (DQ0-DQ8), and all control signals except output enable (\overline{G}) are clock (K) controlled through positive-edge-triggered non-inverting registers.

Bursts can be initiated with either address status processor (\overline{ADSP}) or address status cache controller (\overline{ADSC}) input pins. Subsequent burst addresses can be generated internally by the Military 62486A (burst sequence imitates that of the i486) and controlled by the burst address advance (\overline{ADV}) input pin. The following pages provide more detailed information on burst controls.

Write cycles are internally self-timed and are initiated by the rising edge of the clock (K) input. This feature eliminates complex off-chip write pulse generation and provides increased flexibility for incoming signals.

The Military 62486A will be available in a 44-pin ceramic quad flat (CQF). Multiple power and ground pins have been utilized to minimize effects induced by output noise. Separate power and ground pins have been employed for DQ0-DQ8 to allow user-controlled output levels of 5 volts or 3.3 volts.

- Single 5 V ± 10% Power Supply
- \bullet Choice of 5 V or 3.3 V \pm 10% Power Supplies for Output Level Compatibility
- Fast Access Times: 15/25/35 ns and Cycle Times: 20/30/40 ns
- Internal Input Registers (Address, Data, Control)
- Internally Self-Timed Write Cycle
- ADSP, ADSC, and ADV Burst Control Pins
- Asynchronous Output Enable Controlled Three-State Outputs
- · Common Data Inputs and Data Outputs
- High Output Drive Capability: 85 pF per I/O
- · High Board Density CQF Package
- · Fully TTL Compatible
- Active High and Low Chip Select Inputs for Easy Depth Expansion

62486A

Commercial Plus and Mil/Aero Applications

AVAILABLE AS

1) JAN: N/A 2) SMD: N/A

3) 883: 62486A - XX/BXAJC

X = CASE OUTLINE AS FOLLOWS: PACKAGE: CQF: Y

XX = Speed in ns (25, 30, 35)

PIN NAMES

A0-A14 Address Inputs
K Clock
W Write Enable
G Output Enable
S0,S1 Chip Selects
ADV Burst Address Advance
ADSP, ADSC Address Status
DQ0-DQ8 Data Input/Output
VCC + 5 V Power Supply
VCCQ Output Buffer Power Supply
VSS Ground
VSSQ Output Buffer Ground


All power supply and ground pins must be connected for proper operation of the device. V_{CC} ≥ V_{CCO} at all times including power up.

BurstRAM is a trademark of Motorola, Inc.

i486 is a trademark of Intel Corp.

This document contains information on a new product. Specifications and information herein are subject to change without notice.

BLOCK DIAGRAM (See Note)



NOTE: All registers are positive-edge triggered. The ADSC or ADSP signals control the duration of the burst and the start of the next burst. When ADSP is sampled low, any ongoing burst is interrupted and a read (independent of W and ADSC) is performed using the new external address. When ADSC is sampled low (and ADSP is sampled high), any ongoing burst is interrupted and a read or write (dependent on W) is performed using the new external address. Chip selects (SO, Sī) are sampled only when a new base address is loaded. After the first cycle of the burst, ADV controls subsequent burst cycles. When ADV is sampled low, the internal address is advanced prior to the operation. When ADV is sampled high, the internal address is not advanced, thus inserting a wait state into the burst sequence accesses. Upon completion of a burst,

the address will wrap around to its initial state. See BURST SEQUENCE TABLE.

BURST SEQUENCE TABLE (See Note)

External Address
1st Burst Address
2nd Burst Address
3rd Burst Address

	A14-A2	A1	A0
	A14-A2	A1	ĀŪ
	A14-A2	Ā1	A0
į	A14-A2	Ā1	ĀŌ

NOTE: The burst wraps around to its initial state upon completion.

MOTOROLA SC {MEMORY/ASI LSE D

SYNCHRONOUS TRUTH TABLE (See Notes 1, 2, 3, and 4)

s	ADSP	ADSC	ADV	W	K	Address Used	Operation	
F	L	Х	×	Х	L-H	N/A	Deselected	
F	Х	L	Х	Х	L-H	N/A Deselected		
Т	L	Х	Х	Х	L-H	External Address	Read Cycle, Begin Burst	
Т	Н	L	×	L	L-H	External Address	Write Cycle, Begin Burst	
Т	н	L	Х	Н	L-H	External Address	Read Cycle, Begin Burst	
Х	Н	Н	L	L	L-H	Next Address	Write Cycle, Continue Burst	
Х	Н	Н	L	Н	L-H	Next Address	Read Cycle, Continue Burst	
Х	Н	Н	н	L	L-H	Current Address Write Cycle, Suspend Bur		
Х	Н	н	Н	Н	L-H	Current Address	Read Cycle, Suspend Burst	

NOTES:

- 1. X means Don't Care.
- 2. All inputs except \overline{G} must meet setup and hold times for the low-to-high transition of clock (K).
- 3. S represents S0 and $\overline{S1}$. T implies $\overline{S1}$ = L and S0 = H; F implies $\overline{S1}$ = H or S0 = L.
- 4. Wait states are inserted by suspending burst.

ASYNCHRONOUS TRUTH TABLE (See Notes 1 and 2)

Operation	G	I/O Status
Read	L	Data Out (DQ0-DQ8)
Read	н	High-Z
Write	х	High-Z — Data In (DQ0-DQ8)
Deselected	Х	High-Z

NOTES:

- 1. X means Don't Care.
- 2. For a write operation following a read operation, \overline{G} must be high before the input data required setup time and held high through the input data hold time.

ABSOLUTE MAXIMUM RATINGS (Voltages referenced to VSS = 0 V)

Rating	Symbol	Value	Unit
Power Supply Voltage	Vcc	- 0.5 to 7.0	V
Output Power Supply Voltage	Vccq	- 0.5 to V _{CC}	٧
Voltage Relative to VSS	V _{in} , V _{out}	- 0.5 to V _{CC} + 0.5	V
Output Current (per I/O)	lout	± 20	mA
Temperature Under Bias	T _{bias}	- 55 to + 125	°C
Operating Temperature	TA	- 55 to + 125	°C
Storage Temperature	T _{stg}	- 65 to +150	°C

NOTE: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded.

Functional operation should be restricted to RECOMMENDED OPERATING

CONDITIONS. Exposure to higher than recommended voltages for extended periods of time could affect device reliability.

This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields; however, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high-impedance circuit. This CMOS memory circuit has been designed to meet the dc and ac specifications shown in the tables, after thermal equilibrium has been established.

MOTOROLA SC {MEMORY/ASI LSE D

DC OPERATING CONDITIONS AND CHARACTERISTICS

(VCC = 5.0 V \pm 10%, VCCQ = 5.0 V or 3.3 V \pm 10%, TA = - 55 to + 125°C, Unless Otherwise Noted)

RECOMMENDED OPERATING CONDITIONS (Voltages referenced to VSS = 0 V)

Parameter		Symbol	Min	Тур	Max	Unit
Supply Voltage (Operating Voltage Range)		VCC	4.5	5.0	5.5	٧
Output Buffer Supply Voltage (5.0 V TTL Compatible) (3.3 V 50 Ω Compatible)		VCCQ	4.5 3.0	5.0 3.3	5.5 3.6	V
Input High Voltage	·	VIH	2.2	3.0	V _{CC} + 0.3	٧
Input Low Voltage		VIL	- 0.5 *	0.0	0.8	٧

^{*} V_{IL} (min) = -3.0 V ac (pulse width ≤ 20 ns)

MOTOROLA SC {MEMORY/ASI LSE D

DC CHARACTERISTICS

Parameter	Symbol	Тур	Unit
Input Leakage Current (All Inputs, V _{in} = 0 to V _{CC})	llkg(I)	± 1.0	μА
Output Leakage Current $(\overline{G}, \overline{S1} = V_{IH}, S0 = V_{IL}, V_{Out} = 0 \text{ to } V_{CCQ})$	llkg(O)	± 1.0	μА
AC Supply Current $(\overline{G}, \overline{S1}, = V_{IH}, S0 = V_{IL},$ All Inputs = $V_{IL} = 0$ V and $V_{IH} \ge 3.0$ V, $I_{out} = 0$ mA, Cycle Time $\ge t_{KHKH}$ min)	ICCA	175	mA
Standby Current (S1 = V _{IH} , S0 = V _{IL} , All Inputs = V _{IL} and V _{IH} , Cycle Time ≥ t _{KHKH} min)	I _{SB1}	40	mA
CMOS Standby Current ($\overline{S1} \ge V_{CC} - 0.2$ V, S0 \le 0.2 V, All Inputs $\ge V_{CC} - 0.2$ V or \le 0.2 V, Cycle Time \ge t _{KHKH} min)	I _{SB2}	30	mA
Output Low Voltage (I _{OL} = + 8.0 mA)	VOLmax	0.4	V
Output High Voltage (IOH = - 4.0 mA)	V_{OHmin}	2.4	٧

NOTE: Good decoupling of the local power supply should always be used. DC characteristics are guaranteed for all possible i486 bus cycles.

AC TEST LOADS






Figure 1A


Figure 1B



NOTE: Q1(A2) represents the first output data from the base address A2; Q2(A2) represents the next output data in the burst sequence with A2 as the base address.



MOTOROLA SC (MEMORY/ASI 65E D




COMBINATION READ/WRITE CYCLES

NOTE: This diagram does not show typical processor cycles, but is intended to show the functionality of the SRAM.

APPLICATION EXAMPLE

MOTOROLA SC {MEMORY/ASI LSE D



128K BYTE BURSTABLE, SECONDARY CACHE USING 4 MILITARY 62486FN24s WITH A 33 MHz i486