

CMOS SyncFIFO[™] 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8 and 4,096 x 8

IDT72420 IDT72200 IDT72210 IDT72220 IDT72230 IDT72240

FEATURES:

- 64 x 8-bit organization (IDT72420)
- 256 x 8-bit organization (IDT72200)
- 512 x 8-bit organization (IDT72210)
- 1,024 x 8-bit organization (IDT72220)
- 2.048 x 8-bit organization (IDT72230)
- 4,096 x 8-bit organization (IDT72240)
- 10 ns read/write cycle time (IDT72420/72200/72210/ 72220/72230/72240)
- Read and write clocks can be asynchronous or coincidental
- · Dual-Ported zero fall-through time architecture
- Empty and Full flags signal FIFO status
- Almost-empty and almost-full flags set to Empty+7 and Full-7, respectively
- Output enable puts output data bus in high-impedance state
- Produced with advanced submicron CMOS technology
- Available in 28-pin 300 mil plastic DIP and 300 mil ceramic DIP
- For surface mount product please see the IDT72421/ 72201/72211/72221/72231/72241 data sheet
- · Military product compliant to MIL-STD-883, Class B
- Industrial temperature range (-40°C to +85°C) is available

DESCRIPTION:


The IDT72420/72200/72210/72220/72230/72240 SyncFIFO™ are very high-speed, low-power First-In, First-Out (FIFO) memories with clocked read and write controls. These devices have a 64, 256, 512, 1,024, 2,048, and 4,096 x 8-bit memory array, respectively. These FIFOs are applicable for a wide variety of data buffering needs, such as graphics, Local Area Networks (LANs), and interprocessor communication.

These FIFOs have 8-bit input and output ports. The input port is controlled by a free-running clock (WCLK), and a write enable pin (WEN). Data is written into the Synchronous FIFO on every clock when WEN is asserted. The output port is controlled by another clock pin (RCLK) and a read enable pin (REN). The read clock can be tied to the write clock for single clock operation or the two clocks can run asynchronous of one another for dual clock operation. An output enable pin (OE) is provided on the read port for three-state control of the output.

These Synchronous FIFOs have two end-point flags, Empty (EF) and Full (FF). Two partial flags, Almost-Empty (AE) and Almost-Full (AF), are provided for improved system control. The partial (AE) flags are set to Empty+7 and Full-7 for AE and AF respectively.

These FIFOs are fabricated using IDT's high-speed submicron CMOS technology. Military grade product is manufactured in compliance with the latest revision of MIL-STD-883, Class B.


FUNCTIONAL BLOCK DIAGRAM



The IDT logo is a registered trademark and SyncFIFO is a trademark of Integrated Device Technology, Inc.

DSC-2680/6

PIN CONFIGURATION



PLASTIC THIN DIP (P28-2, order code: TP) SIDEBRAZE THIN DIP (C28-1, order code: TC) TOP VIEW

PIN DESCRIPTIONS

Symbol	Name	I/O	Description
Do - D7	Data Inputs	1	Data inputs for a 8-bit bus.
RS	Reset	1	When \overline{RS} is set LOW, internal read and write pointers are set to the first location of the RAM array, \overline{FF} and \overline{AF} go HIGH, and \overline{AE} and \overline{EF} go LOW. A reset is required before an initial WRITE after power-up.
WCLK	Write Clock	1	Data is written into the FIFO on a LOW-to-HIGH transition of WCLK when $\overline{\text{WEN}}$ is asserted.
WEN	Write Enable	I	When $\overline{\text{WEN}}$ is LOW, data is written into the FIFO on every LOW-to-HIGH transition of WCLK. Data will not be written into the FIFO if the $\overline{\text{FF}}$ is LOW.
Q0 - Q7	Data Outputs	0	Data outputs for a 8-bit bus.
RCLK	Read Clock	1	Data is read from the FIFO on a LOW-to-HIGH transition of RCLK when $\overline{\text{REN}}$ is asserted.
REN	Read Enable	ı	When REN is LOW, data is read from the FIFO on every LOW-to-HIGH transition of RCLK. Data will not be read from the FIFO if the EF is LOW.
ŌĒ	Output Enable	ı	When \overline{OE} is LOW, the data output bus is active. If \overline{OE} is HIGH, the output data bus will be in a high-impedance state.
FF	Empty Flag	0	When \overline{EF} is LOW, the FIFO is empty and further data reads from the output are inhibited. When \overline{EF} is HIGH, the FIFO is not empty. \overline{EF} is synchronized to RCLK.
ĀĒ	Almost-Empty Flag	0	When \overline{AE} is LOW, the FIFO is almost empty based on the offset Empty+7. \overline{AE} is synchronized to RCLK.
ĀĒ	Almost-Full Flag	0	When \overline{AF} is LOW, the FIFO is almost full based on the offset Full-7. \overline{AF} is synchronized to WCLK.
FF	Full Flag	0	When FF is LOW, the FIFO is full and further data writes into the input are inhibited. When FF is HIGH, the FIFO is not full. FF is synchronized to WCLK.
Vcc	Power		One +5 volt power supply pin.
GND	Ground		One 0 volt ground pin.

2680 tbl 01

ABSOLUTE MAXIMUM RATINGS(1)

Symbol	Rating	Commercial	Military	Unit
VTERM	Terminal Voltage with Respect to GND	-0.5 to +7.0	-0.5 to +7.0	>
Tstg	Storage Temperature	-55 to +125	-65 to +135	°C
lout	DC Output Current	-50 to +50	-50 to +50	mA

NOTE:

2680 tbl 02

Stresses greater than those listed under ABSOLUTE MAXIMUM RATINGS
may cause permanent damage to the device. This is a stress rating only
and functional operation of the device at these or any other conditions
above those indicated in the operational sections of this specification is
not implied. Exposure to absolute maximum rating conditions for extended
periods may affect reliability.

RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Min.	Тур.	Max.	Unit
Vссм	Military Supply Voltage	4.5	5.0	5.5	V
Vccc	Commercial Supply Voltage	4.5	5.0	5.5	V
GND	Supply Voltage	0	0	0	٧
VIH	Input High Voltage Commercial	2.0			٧
VIH	Input High Voltage Military	2.2	_	_	٧
VIL	Input Low Voltage Commercial & Military	_	_	8.0	٧
Та	Operating Temperature Commercial	0	_	70	°C
Та	Operating Temperature Military	- 55		125	°C

2680 tbl 03

DC ELECTRICAL CHARACTERISTICS

(Commercial: $Vcc = 5V \pm 10\%$, $Ta = 0^{\circ}C$ to $+70^{\circ}C$; Military: $Vcc = 5V \pm 10\%$, $Ta = -55^{\circ}C$ to $+125^{\circ}C$)

Symbol	Parameter	IDT72420 IDT72200 IDT72210 IDT72220 IDT72230 IDT72240 Commercial tCLK = 10, 12, 15, 25, 35 ns Min. Typ. Max.			tc∟k Min.	Units		
ILI ⁽¹⁾	Input Leakage Current (any input)	<u>–1</u>		1	-10	Тур.	10	μА
		<u> </u>					10	μπ
ILO ⁽²⁾	Output Leakage Current	-10	_	10	-10	_	10	μΑ
Vон	Output Logic "1" Voltage, IOH = -2 mA	2.4		_	2.4	_	_	V
Vol	Output Logic "0" Voltage, IoL = 8 mA	_		0.4	_	_	0.4	V
ICC1 ^(3,4,5,7)	Active Power Supply Current		_	50	_	_	50	mA
ICC2 ^(3,6,7)	Standby Current	_	_	5	_	_	8	mA

NOTES:

2680 tbl 05

- 1. Measurements with $0.4 \le V$ IN $\le V$ CC.
- OE ≥ VIH, 0.4 ≤ VOUT ≤ VCC.
- 3. Tested with outputs open (IOUT = 0).
- 4. RCLK and WCLK toggle at 20 MHz and data inputs switch at 10 MHz.
- 5. Typical ICC1 = 1.7 + 0.7 fs + 0.02 CL fs (in mA).
 - These equations are valid under the following conditions:
 - Vcc = 5V, Ta = 25°C, fs = WCLK frequency = RCLK frequency (in MHz, using TTL levels), data switching at fs/2, CL = capacitive load (in pF).
- 6. All Inputs = Vcc 0.2V or GND + 0.2V, except RCLK and WCLK, which toggle at 20 MHz.
- 7. The loc1 and loc2 parameters are improved as compared to previous data sheets. To order product for new designs that require the measurements shown in this data sheet, please specify die revision "W" (see Ordering Information).

AC ELECTRICAL CHARACTERISTICS

(Commercial: $VCC = 5V \pm 10\%$, $TA = 0^{\circ}C$ to $+ 70^{\circ}C$; Military: $VCC = 5V \pm 10\%$, $TA = -55^{\circ}C$ to $+125^{\circ}C$)

		Commercial				Military Com'l & Mil.		Com'l Military		tarv						
		7220 7221 7222 7223	20L10 00L10 10L10 20L10 30L10	7242 7220 7221 7222 7223	20L12 00L12 10L12 20L12 30L12 40L12	722 722 722 722	20L15 00L15 10L15 20L15 30L15 40L15	7242 7220 722 7222 7223	20L20 00L20 10L20 20L20 30L20 40L20	72420L25 72200L25 72210L25 72220L25 72230L25 72240L25		72420L35 72200L35 72210L35 72220L35 72230L35		72420L50 72200L50 72210L50 72220L50 72230L50 72240L50		
-	Parameter	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
fS	Clock Cycle Frequency	_	100	_	83.3		66.7		50		40	_	28.6	_	20	MHz
tA	Data Access Time	2	6.5	2	8	2	10	2	12	2	15	2	20	3	25	ns
tCLK	Clock Cycle Time	10	_	12	_	15	_	20	_	25	_	35	_	50	_	ns
tCLKH	Clock High Time	4.5	_	5		6		8		10		14		20		ns
tCLKL	Clock Low Time	4.5		5	_	6		8	_	10		14		20	_	ns
tDS	Data Set-up Time	3	_	3	_	4	_	5	_	6	_	7	_	10	_	ns
tDH	Data Hold Time	0.5	_	0.5	_	1		1	_	1	_	2		2	_	ns
tENS	Enable Set-up Time	3	_	3	_	4		5	_	6		7		10	_	ns
tENH	Enable Hold Time	0.5	_	0.5	_	1	_	1	_	1	_	2	_	2	_	ns
tRS	Reset Pulse Width(1)	10	_	12	_	15	_	20	_	15	_	35	_	50	_	ns
tRSS	Reset Set-up Time	8	_	9	_	10	_	20	_	15	_	20	_	50	_	ns
tRSR	Reset Recovery Time	8	_	9	_	10	_	20	_	15	_	20	_	50	_	ns
tRSF	Reset to Flag and Output Time	_	10	_	12	_	15	_	20	_	25	_	35	_	50	ns
tOLZ	Output Enable to Output in Low-Z(2)	0	_	0	_	0	_	0	_	0	_	0	_	0	_	ns
tOE	Output Enable to Output Valid	2	6	3	7	3	8	3	10	3	13	3	15	3	23	ns
tOHZ	Output Enable to Output in High-Z ⁽²⁾	2	6	3	7	3	8	3	10	3	13	3	15	3	23	ns
tWFF	Write Clock to Full Flag	_	6.5	_	8	_	10	_	12	_	15	_	20	_	30	ns
tREF	Read Clock to Empty Flag	—	6.5	_	8	—	10	_	12	_	15	—	20	-	30	ns
tAF	Write Clock to Almost-Full Flag	_	6.5	_	8	_	10	_	12	_	15	_	20	_	30	ns
tAE	Read Clock to Almost-Empty Flag	_	6.5	_	8		10	_	12	_	15	_	20	_	30	ns
tSKEW1	Skew time between Read Clock & Write Clock for Empty Flag & Full Flag	4	_	5	_	6	_	8	_	10	_	12	_	15	_	ns
tSKE W 2	Skew time between Read Clock & Write Clock for Almost-Empty Flag & Almost-Full Flag	10	_	12	_	15	_	16	_	18	_	20	_	45	_	ns
NOTES:															26	680 tbl 08

NOTES:

1. Pulse widths less than minimum values are not allowed.

2. Values guaranteed by design, not currently tested.

CAPACITANCE (TA = +25°C, f = 1.0 MHz)

Symbol	Parameter	Conditions	Max.	Unit		
CIN (2)	Input Capacitance	VIN = 0V	10	pF		
Cout(1, 2)	Output Capacitance	Vout = 0V	10	рF		

NOTES:


2680 tbl 04

- 1. With output deselected. ($\overline{OE} \ge V_{IH}$)
- 2. Characterized values, not currently tested.

AC TEST CONDITIONS

AC ILCI CONDITIONO	
Input Pulse Levels	GND to 3.0V
Input Rise/Fall Times	3ns
Input Timing Reference Levels	1.5V
Output Reference Levels	1.5V
Output Load	See Figure 1

2680 tbl 09



or equivalent circuit

Figure 1. Output Load

*Includes jig and scope capacitances.

SIGNAL DESCRIPTIONS

INPUTS:

Data In (Do-D7) — Data inputs for 8-bit wide data.

CONTROLS:

Reset (RS) — Reset is accomplished whenever the Reset (RS) input is taken to a LOW state. During reset, both internal read and write pointers are set to the first location. A reset is required after power up before a write operation can take place. The Full Flag ($\overline{\text{FF}}$) and Almost Full Flag ($\overline{\text{AF}}$) will be reset to HIGH after tRSF. The Empty Flag ($\overline{\text{EF}}$) and Almost Empty Flag ($\overline{\text{AE}}$) will be reset to LOW after tRSF. During reset, the output register is initialized to all zeros.

Write Clock (WCLK) — A write cycle is initiated on the LOW-to-HIGH transition of the write clock (WCLK). Data set-up and hold times must be met in respect to the LOW-to-HIGH transition of the write clock (WCLK). The Full Flag ($\overline{\text{FF}}$) and Almost Full Flag ($\overline{\text{AF}}$) are synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

The write and read clocks can be asynchronous or coincident.

Write Enable (WEN) — When Write Enable (WEN) is LOW, data can be loaded into the input register and RAM array on the LOW-to-HIGH transition of every write clock (WCLK). Data is stored in the RAM array sequentially and independently of any on-going read operation.

When Write Enable (WEN) is HIGH, the input register holds the previous data and no new data is allowed to be loaded into the register.

To prevent data overflow, the Full Flag (FF) will go LOW, inhibiting further write operations. Upon the completion of a valid read cycle, the Full Flag (FF) will go HIGH after twff, allowing a valid write to begin. Write Enable (WEN) is ignored when the FIFO is full.

Read Clock (RCLK) — Data can be read on the outputs on the LOW-to-HIGH transition of the read clock (RCLK). The Empty Flag ($\overline{\text{EF}}$) and Almost-Empty Flag ($\overline{\text{AE}}$) are synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

The write and read clocks can be asynchronous or coincident.

Read Enable (\overline{REN}) — When Read Enable (\overline{REN}) is LOW, data is read from the RAM array to the output register on the LOW-to-HIGH transition of the read clock (RCLK).

When Read Enable ($\overline{\text{REN}}$) is HIGH, the output register holds the previous data and no new data is allowed to be loaded into the register.

When all the data has been read from the FIFO, the Empty Flag (EF) will go LOW, inhibiting further read operations. Once a valid write operation has been accomplished, the Empty Flag (EF) will go HIGH after tREF and a valid read can begin. Read Enable (REN) is ignored when the FIFO is empty.

Output Enable (\overline{OE}) — When Output Enable (\overline{OE}) is enabled (LOW), the parallel output buffers receive data from the output register. When Output Enable (\overline{OE}) is disabled (HIGH), the Q output data bus is in a high-impedance state.

OUTPUTS:

Full Flag (FF) — The Full Flag (FF) will go LOW, inhibiting further write operation, when the device is full. If no reads are performed after Reset (RS), the Full Flag (FF) will go LOW after 64 writes for the IDT72420, 256 writes for the IDT72200, 512 writes for the IDT72210, 1,024 writes for the IDT72220, 2,048 writes for the IDT72230, and 4,096 writes for the IDT72240.

The Full Flag (FF) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Empty Flag (EF) — The Empty Flag (EF) will go LOW, inhibiting further read operations, when the read pointer is equal to the write pointer, indicating the device is empty.

The Empty Flag ($\overline{\text{EF}}$) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Almost Full Flag (\overline{AF}) — The Almost Full Flag (\overline{AF}) will go LOW when the FIFO reaches the Almost-Full condition. If no reads are performed after Reset (\overline{RS}), the Almost Full Flag (\overline{AF}) will go LOW after 57 writes for the IDT72420, 249 writes for the IDT72200, 505 writes for the IDT72210, 1,017 writes for the IDT72220, 2,041 writes for the IDT72230 and 4,089 writes for the IDT72240.

The Almost Full Flag (AF) is synchronized with respect to the LOW-to-HIGH transition of the write clock (WCLK).

Almost Empty Flag (\overline{AE}) — The Almost Empty Flag (\overline{AE}) will go LOW when the FIFO reaches the Almost-Empty condition. If no reads are performed after Reset (\overline{RS}), the Almost Empty Flag (\overline{AE}) will go HIGH after 8 writes for the IDT72420, IDT72200, IDT72210, IDT72220, IDT72230 and IDT72240.


The Almost Empty Flag (\overline{AE}) is synchronized with respect to the LOW-to-HIGH transition of the read clock (RCLK).

Data Outputs (Q0–Q7) — Data outputs for a 8-bit wide data.

TABLE 1: STATUS FLAGS

IDT72420	IDT72200	IDT72210	IDT72220	IDT72230	IDT72240	FF	ĀĒ	ĀĒ	EF
0	0	0	0	0	0	Н	Н	L	L
1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	1 to 7	Н	Н	L	Н
8 to 56	8 to 248	8 to 504	8 to 1,016	8 to 2,040	8 to 4,088	Н	Н	Н	Н
57 to 63	249 to 255	505 to 511	1,017 to 1,023	2,041 to 2,047	4,089 to 4,095	Н	L	Н	Н
64	256	512	1,024	2,048	4,096	L	L	Н	Н


2680 tbl 10



NOTE:

- After reset, the outputs will be LOW if OE = 0 and tri-state if OE = 1.
 The clocks (RCLK, WCLK) can be free-running during reset.

Figure 2. Reset Timing




2680 drw 05

NOTES:

1. tskew1 is the minimum time between a rising RCLK edge and a rising WCLK edge for FF to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskew1, then FF may not change state until the next WCLK edge.


Figure 3. Write Cycle Timing



NOTE:

1. tskew1 is the minimum time between a rising WCLK edge and a rising RCLK edge for EF to change during the curent clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew1, then EF may not change state until the next RCLK edge.

Figure 4. Read Cycle Timing



NOTE: 2680 drw 07

 When tskew₁ ≥ minimum specification, tFRL maximum = tCLK + tskew₁ tskew₁ < minimum specification, tFRL maximum = 2tcLk + tskew₁ or tcLk + tskew₁ The Latency Timing apply only at the Empty Boundry (EF = LOW).

Figure 5. First Data Word Latency Timing





Figure 6. Full Flag Timing




2680 drw 09

NOTE:

 When tskew₁ ≥ minimum specification, tfrl maximum = tclk + tskew₁ tskew₁ < minimum specification, tfrl maximum = 2tclk + tskew₁ or tclk + tskew₁ The Latency Timing apply only at the Empty Boundry (EF = LOW).


Figure 7. Empty Flag Timing



NOTES:

- 1. tskewz is the minimum time between a rising RCLK edge and a rising WCLK edge for \overline{AF} to change during the curent clock cycle. If the time between the rising edge of RCLK and the rising edge of WCLK is less than tskewz, then \overline{AF} may not change state until the next WCLK edge.
- 2. If a write is performed on this rising edge of the write clock, there will be Full 6 words in the FIFO when AF goes LOW.

Figure 8. Almost Full Flag Timing



NOTES:

- 1. tskew2 is the minimum time between a rising WCLK edge and a rising RCLK edge for \overline{AE} to change during the curent clock cycle. If the time between the rising edge of WCLK and the rising edge of RCLK is less than tskew2, then \overline{AE} may not change state until the next RCLK edge.
- 2. If a read is performed on this rising edge of the read clock, there will be Empty 6 words in the FIFO when AE goes LOW.

Figure 9. Almost Empty Flag Timing

OPERATING CONFIGURATIONS

SINGLE DEVICE CONFIGURATION - A single IDT72420/72200/72210/72220/72230/72240 may be used when the

application requirements are for 64/256/512/1,024/2,048/4,096 words or less. See Figure 10.




Figure 10. Block Diagram of Single 64 x 8, 256 x 8, 512 x 8, 1,024 x 8, 2,048 x 8, 4,096 x 8 Synchronous FIFO

WIDTH EXPANSION CONFIGURATION - Word width may be increased simply by connecting the corresponding input control signals of multiple devices. A composite flag should be created for each of the end-point status flags ($\overline{\text{EF}}$ and $\overline{\text{FF}}$) The partial status flags ($\overline{\text{AE}}$ and $\overline{\text{AF}}$) can be detected from any one

device. Figure 11 demonstrates a 16-bit word width by using two IDT72420/72200/72210/72220/72230/72240s. Any word width can be attained by adding additional IDT72420/72200/72210/72220/72230/72240s.





Figure 11. Block Diagram of 64 x 16, 256 x 16, 512 x 16, 1,024 x 16, 2,048 x 16, 4,096 x 16 Synchronous FIFO Used in a Width Expansion Configuration

DEPTH EXPANSION - The IDT72420/72200/72210/72220/72230/72240 can be adapted to applications when the requirements are for greater than 64/256/512/1,024/2,048/4,096 words. Depth expansion is possible by using expansion logic to direct the flow of data. A typical application would have the

expansion logic alternate data accesses from one device to the next in a sequential manner.

Please see the Application Note "DEPTH EXPANSION IDT'S SYNCHRONOUS FIFOs USING RING COUNTER APPROACH" for details of this configuration.

ORDERING INFORMATION




NOTES:


- 1. To order die revision "W" (improved loc specs), please specify SCDS-W after the part number.
- 2. Industrial temperature range is available by special order.

PACKAGE DIAGRAM OUTLINES

SIDEBRAZE (Continued)

REV	DCN	DESCRIPTION	DATE	APPROVED
02	17564	UPDATED TO STANDARDIZE DWG	4-2-90	S. Thomas
03	19319	ADDED MIL-M-38510 REGISTRATION	10/30/90	D Duilhamet
04	22238	CHANGED b1 MIN DIMENSION		





NOTES: (UNLESS OTHERWISE SPECIFIED)

- 1. ALL DIMENSIONS ARE IN INCHES.
- 2. BSC BASIC LEAD SPACING BETWEEN CENTERS.
- 3. SYMBOL "N" REPRESENTS THE NUMBER OF LEADS.

DWG #	C28-	-1								
SYMBOL	MIN	MAX								
Α	.090	.200			CONF	FIGURA	TION	E	XCEPTI(DNS
b	.014	.023	MIL-M-3			D-15				
b1	.045	.060	JEDE (C	NOT	REGIST	ERED			
С	.008	.015	TOLERANCES	UNLESS						_
D	1.380	1.420	OTHERWISE SPI			Inte	grated De	vice 'l	l'echnol	logy, Inc.
Ε	.220	.310	± - ± -	± -	-7	4) 323	36 Scott Blvd.	., Santa	Clara, C	CA 95051
E1	.290	.320	1.5555	Γ		<i>t</i> / ₍₄₀₈	3) 727-6116	FAX:	(408)	727-2328
е	.100	BSC	APPROVALS	DATE	VIP.		PARK			
L	.125	.200	DRAWN AA	03/90	28	$D \leq$	SIDE BE	$\supset \wedge \supset$		
L1	.150		CHECKED		١ ,					
N	2	:8			(300	MII	_) MK7	ΓD\	NG	
Q	.015	.060			SCALE	SIZE	DRAWING NO.			
S	.030	.065			NI /A			~ ~		REV
S1	.005	_			$\lfloor N / A \rfloor$	A	PSC-	-20	142	04
S2	.005	-			Do	O NOT S	CALE DRAWING		SHEET	36_

PACKAGE DIAGRAM OUTLINES					
PLASTC DIP (Continued)			· · · · · · · · · · · · · · · · · · ·		
	DCH	REV	REVERORS DESCRIPTION	DATE APP	90\F
	27652	04	REDRAW TO JEDEC FORMAT	03/15/95	
<u> </u>					
_					
<u> </u>					
A A -1 - NOEX AREA					
E1 MOEX AREA					
' '' ססססטטססססססס					
1 2 3					
A					
- 040/.0eo	 	<u>\$</u>	◆ LOIO ◆ I H LACHICA		
			1		
	## 		CACE PLANE		
SEATING PLANE	- 1	1	015		
	ľ	Î			
.030/.045 →		. —	— eC		
	•				
015/.022 WITH PLATING					
NOT					
.008/.011					
015/020 BMSE METAL		TOLERANCES UNLESS SPI DECIMAL	ANGULAR ATTITLE \ 2976 Sta	ed Device Technolog der West Sonte Clara, C	 A 960
SECTION A-A		DECIMAL XXXX XXXXX XXXXX	FAX: (408	00) 727-0116) 400-0674 TWE 910-	330-1
		APPROVALS DRAWN ALL CHECKED	DATE TITLE PT 28 PAC 07/14/00 .300° BOO' .100° PITC	Kage Outline Y width PDIP	
			SIZE DRAWING No.	6C-4018	ő
			DO NOT SCALE DRAW		

DO NOT SCALE DRAWING

PACKAGE DIAGRAM OUTLINES

PLASTIC DIP (Continued)

			REVENOUS		
ı	DON	MEY	DESCRIPTION	DATE	APPROVED
	27652	04	REDRAW TO JEDEC FORMAT	03/15/96	

	DWG #		P28-2		
Ş	JEDEC VARIATION			7-40Z	
SPEROL	AH				
	MIN	NOM	MAX	É	
A	.145	-	.180		
A1	.015		.030		
A2	.120	.135	.150		
D	1.345	1,365	1.385	3,4	
Ε	.300	.310	.325	8	
E1	.275	.285	.295	3,5	
8	.310	-	.400		
3	.00	-	.050		
L	.120	.135	.150		
N	28				

NOTES:

- 1 ALL DIMENSIONING AND TOLERANCING CONFORM TO ANSI Y14.5M-1982
- DATUMS __A_ AND __B_ TO BE DETERMINED AT DATUM PLANE __H_
- DIMENSIONS D AND E1 ARE TO BE DETERMINED AT DATUM PLANE -H-
- A DIMENSION D DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS.
 MOLD FLASH, PROTRUSIONS AND GATE BURRS SHALL NOT EXCEED .010 PER SIDE
- DIMENSION E1 DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSIONS, INTERLEAD FLASH OR PROTRUSIONS SHALL NOT EXCEEED .010 PER SIDE
- △ DETAIL OF PIN 1 IDENTIFIER IS OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED
- LEAD WIDTH DIMENSION DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION IS .010 MAXIMUM TOTAL PER LEAD
- \triangle dimension e is measured on the outside surface of the leads at the gage of .015 below datum plane $\begin{array}{c} -H- \\ \end{array}$
- 9 ALL DIMENSIONS ARE IN INCHES
- 10 THIS OUTLINE CONFORMS TO JEDEC PUBLICATION 95 REGISTRATION MO-095, VARIATION AH

TOLERANCES UNLESS SPE DECIMAL XX± XXX± XXX± XXXX± XXXX±	CIFIED ANGULAR ±		Integrated Device Technic 2275 Sharder Way Savis Gore Clark Prioric (408) 727—0116 FAR (408) 400—0574 TMC 9	CA 96064
APPROVALS	DATE	NTLE	PT 28 PACKAGE OUTLINE	
ALL MINARD	07/18/80		.300° BODY WIDTH PDIP	
04000		l	.100° PITCH	
		SZE	DRAWING No.	REV
	1	C	PSC-4018	04
		DO NO	T SCALE DRAWING (20
				50

■ 4825771 0021949 705 **■**