
HM62V8128B-SR Series

131,072-word $\times$ 8-bit High Speed CMOS Static RAM

HITACHI

ADE-203-597A (Z)

Rev. 1.0

Jan. 16, 1997

Description

The Hitachi HM62V8128B is a CMOS static RAM organized 131,072-word $\times$ 8-bit. It realizes higher density, higher performance and low power consumption by employing 0.8 μ m Hi-CMOS shrink process technology. It offers low power standby power dissipation; therefore, it is suitable for battery backup systems. The device, packaged in a 525-mil SOP (460-mil body SOP) or a 8 mm $\times$ 20 mm TSOP with thickness of 1.2 mm, is available for high density mounting.

Features

- Single 3 V supply
- Fast access time: 120/150 ns (max)
- Power dissipation:
 - Active: 18 mW/MHz (typ)
 - Standby: 3 μ W (typ)
- Completely static memory. No clock or timing strobe required
- Equal access and cycle times
- Common data input and output. Three state output
- Directry CMOS compatible all inputs and outputs.
- Capability of battery backup operation. 2 chip selection for battery backup

■ 4496203 0034161 147 ■


HM62V8128B-SR Series

Ordering Information

Type No.	Access Time	Package
HM62V8128BLFP-12SR	120 ns	525-mil 32-pin plastic SOP (FP-32D)
HM62V8128BLFP-15SR	150 ns	
HM62V8128BLFP-12SRS	120 ns	8 mm × 20 mm 32-pin plastic TSOP (normal-bend type) (TFP-32D)
HM62V8128BLFP-15SRS	150 ns	
HM62V8128BLT-12SR	120 ns	8 mm × 20 mm 32-pin plastic TSOP (normal-bend type) (TFP-32D)
HM62V8128BLT-15SR	150 ns	
HM62V8128BLT-12SRS	120 ns	
HM62V8128BLT-15SRS	150 ns	

HM62V8128B-SR Series

Pin Arrangement




Pin Description

Pin Name	Function
A0 to A16	Address input
I/O0 to I/O7	Data input/output
CS1	Chip select 1
CS2	Chip select 2
WE	Write enable
OE	Output enable
NC	No connection
V _{cc}	Power supply
V _{ss}	Ground

HITACHI

HM62V8128B-SR Series

Block Diagram



HM62V8128B-SR Series

Function Table

WE	CS1	CS2	OE	Mode	V _{CC} current	I/O pin	Ref. cycle
×	H	×	×	Standby	I _{SB} , I _{SB1}	High-Z	—
×	×	L	×	Standby	I _{SB} , I _{SB1}	High-Z	—
H	L	H	H	Output disable	I _{CC}	High-Z	—
H	L	H	L	Read	I _{CC}	Dout	Read cycle
L	L	H	H	Write	I _{CC}	Din	Write cycle (1)
L	L	H	L	Write	I _{CC}	Din	Write cycle (2)

Note: ×: H or L

Absolute Maximum Ratings

Parameter	Symbol	Value	Unit
Power supply voltage*1	V _{CC}	−0.5 to + 4.6	V
Terminal voltage*1	V _T	−0.5*2 to V _{CC} + 0.3*3	V
Power dissipation	P _T	1.0	W
Operating temperature	Topr	−20 to +70	°C
Storage temperature	Tstg	−55 to +125	°C
Storage temperature under bias	Tbias	−20 to +85	°C

Notes: 1. Relative to V_{SS}

2. V_T min: −3.0 V for pulse half-width ≤ 30 ns

3. Maximum voltage is 4.6 V

Recommended DC Operating Conditions (Ta = −20 to +70°C)

Parameter	Symbol	Min	Typ	Max	Unit
Supply voltage	V _{CC}	2.7	3.0	3.6	V
	V _{SS}	0	0	0	V
Input voltage	V _{IH}	0.7 × V _{CC}	—	V _{CC} + 0.3	V
	V _{IL}	−0.3 *1	—	0.2 × V _{CC}	V

Note: 1. V_{IL} min: −3.0 V for pulse half-width ≤ 30 ns

HITACHI

HM62V8128B-SR Series

DC Characteristics ($T_a = -20$ to $+70^\circ\text{C}$, $V_{CC} = 2.7$ V to 3.6 V, $V_{SS} = 0$ V)

Parameter	Symbol	Min	Typ ^{*1}	Max	Unit	Test conditions
Input leakage current	I_{I_L}	—	—	1	μA	$V_{in} = V_{SS}$ to V_{CC}
Output leakage current	$I_{I_{LO}}$	—	—	1	μA	$CS1 = V_{IH}$ or $CS2 = V_{IL}$ or $OE = V_{IH}$ or $WE = V_{IL}$, $V_{IO} = V_{SS}$ to V_{CC}
Operating power supply current: DC	I_{CC}	—	5	10	mA	$CS1 = V_{IL}$, $CS2 = V_{IH}$, Others = V_{IH}/V_{IL} , $I_{VO} = 0$ mA
Operating power supply current	I_{CC1}	—	15	25	mA	Min cycle, duty = 100%, $I_{VO} = 0$ mA, $CS1 = V_{IL}$, $CS2 = V_{IH}$, Others = V_{IH}/V_{IL}
	I_{CC2}	—	6	10	mA	Cycle time = 1 μs , duty = 100%, $I_{VO} = 0$ mA, $CS1 \leq 0.2$ V, $CS2 \geq V_{CC} - 0.2$ V $V_{IH} \geq V_{CC} - 0.2$ V, $V_{IL} \leq 0.2$ V
Standby power supply current: DC	I_{SB}	—	0.5	1	mA	(1) $CS1 = V_{IH}$, $CS2 = V_{IH}$ or (2) $CS2 = V_{IL}$
Standby power supply current (1): DC	I_{SB1}	—	1 ^{*2}	70 ^{*2}	μA	$0 \text{ V} \leq V_{in}$ (1) $0 \text{ V} \leq CS2 \leq 0.2 \text{ V}$ or (2) $CS1 \geq V_{CC} - 0.2 \text{ V}$, $CS2 \geq V_{CC} - 0.2 \text{ V}$
	I_{SB1}	—	1 ^{*3}	30 ^{*3}	μA	
Output voltage	V_{OL}	—	—	0.2	V	$I_{OL} = 100 \mu\text{A}$
	V_{OH}	$V_{CC} - 0.2$	—	—	V	$I_{OH} = -100 \mu\text{A}$

- Notes: 1. Typical values are at $V_{CC} = 3.0$ V, $T_a = +25^\circ\text{C}$ and not guaranteed.
2. This characteristic is guaranteed only for L-SR version.
3. This characteristic is guaranteed only for L-SRS version.

Capacitance ($T_a = 25^\circ\text{C}$, $f = 1.0$ MHz)

Parameter	Symbol	Min	Typ	Max	Unit	Test Conditions
Input capacitance ^{*1}	C_{in}	—	—	8	pF	$V_{in} = 0$ V
Input/output capacitance ^{*1}	C_{IO}	—	—	10	pF	$V_{IO} = 0$ V


Note: 1. This parameter is sampled and not 100% tested.

HM62V8128B-SR Series

AC Characteristics ($T_a = -20$ to $+70^\circ\text{C}$, $V_{CC} = 2.7$ V to 3.6 V, unless otherwise noted.)

Test Conditions

- Input pulse levels: 0.4 V to 2.4 V
- Input rise and fall time: 5 ns
- Input and output timing reference levels: 1.4 V
- Output load (Including scope and jig)



Read Cycle

		HM62V8128B					
		-12SR		-15SR			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	120	—	150	—	ns	
Address access time	t _{AA}	—	120	—	150	ns	
Chip selection to output valid	t _{CO1}	—	120	—	150	ns	
	t _{CO2}	—	120	—	150	ns	
Output enable to output valid	t _{OE}	—	60	—	75	ns	
Chip selection to output in low-Z	t _{LZ1}	10	—	15	—	ns	2, 3
	t _{LZ2}	10	—	15	—	ns	
Output enable to output in low-Z	t _{OLZ}	5	—	5	—	ns	2, 3
Chip deselection to output in high-Z	t _{HZ1}	0	40	0	45	ns	1, 2, 3
	t _{HZ2}	0	40	0	45	ns	
Output disable to output in high-Z	t _{OHZ}	0	40	0	45	ns	1, 2, 3
Output hold from address change	t _{OH}	10	—	10	—	ns	

HITACHI

HM62V8128B-SR Series

Write Cycle


		HM62V8128B					
		-12SR		-15SR			
Parameter	Symbol	Min	Max	Min	Max	Unit	Notes
Write cycle time	t _{WC}	120	—	150	—	ns	
Chip selection to end of write	t _{CW}	85	—	90	—	ns	5
Address setup time	t _{AS}	0	—	0	—	ns	6
Address valid to end of write	t _{AW}	85	—	90	—	ns	
Write pulse width	t _{WP}	65	—	70	—	ns	4, 13
Write recovery time	t _{WR}	0	—	0	—	ns	7
Write to output in high-Z	t _{WHZ}	0	40	0	45	ns	1, 2, 8
Data to write time overlap	t _{DW}	45	—	50	—	ns	
Data hold from write time	t _{DH}	0	—	0	—	ns	
Output active from end of write	t _{OW}	5	—	5	—	ns	2
Output disable to output in High-Z	t _{OHZ}	0	40	0	45	ns	1, 2, 8

- Notes:
1. t_{HZ} , t_{OHZ} and t_{WHZ} are defined as the time at which the outputs achieve the open circuit conditions and are not referred to output voltage levels.
 2. This parameter is sampled and not 100% tested.
 3. At any given temperature and voltage condition, t_{HZ} max is less than t_{LZ} min both for a given device and from device to device.
 4. A write occurs during the overlap of a low CS1, a high CS2, and a low WE. A write begins at the latest transition among CS1 going low, CS2 going high, and WE going low. A write ends at the earliest transition among CS1 going high, CS2 going low, and WE going high. t_{WP} is measured from the beginning of write to the end of write.
 5. t_{CW} is measured from the later of CS1 going low or CS2 going high to the end of write.
 6. t_{AS} is measured from the address valid to the beginning of write.
 7. t_{WR} is measured from the earliest of CS1 or WE going high or CS2 going low to the end of write cycle.
 8. During this period, I/O pins are in the output state; therefore, the input signals of the opposite phase to the outputs must not be applied.
 9. If CS1 goes low simultaneously with WE going low or after WE going low, the outputs remain in a high impedance state.
 10. Dout is the same phase of the latest written data in this write cycle.
 11. Dout is the read data of next address.
 12. If CS1 is low and CS2 high during this period, I/O pins are in the output state. Therefore, the input signals of the opposite phase to the outputs must not be applied to them.
 13. In the write cycle with OE low fixed, t_{WP} must satisfy the following equation to avoid a problem of data bus contention.

$$t_{WP} \geq t_{DW} \text{ min} + t_{WHZ} \text{ max}$$

Timing Waveform


Read Timing Waveform ($WE = V_{IH}$)




HITACHI

HM62V8128B-SR Series

Write Timing Waveform (1) ($\overline{\text{OE}}$ Clock)



Write Timing Waveform (2) ($\overline{OE}$ Low Fixed)




HM62V8128B-SR Series

Low V_{CC} Data Retention Characteristics ($T_a = -20$ to $+70^\circ\text{C}$)


Parameter	Symbol	Min	Typ* ⁵	Max	Unit	Test conditions ³
V_{CC} for data retention	V_{DR}	2.0	—	—	V	$V_{in} \geq 0V$ (1) $0V \leq CS2 \leq 0.2V$ or (2) $CS2 \geq V_{CC} - 0.2V$ $CS1 \geq V_{CC} - 0.2V$
Data retention current	I_{CCDR} (L-SR version)	—	1	50 ¹	μA	$V_{CC} = 3.0V$, $V_{in} \geq 0V$ (1) $0V \leq CS2 \leq 0.2V$ or (2) $CS2 \geq V_{CC} - 0.2V$, $CS1 \geq V_{CC} - 0.2V$
	I_{CCDR} (L-SRS version)	—	1	15 ²	μA	
Chip deselect to data retention time	t_{CDR}	0	—	—	ns	See retention waveform
Operation recovery time	t_R	5 ⁴	—	—	ms	

- Notes:
1. This characteristic is guaranteed only for L-SR version, 20 μA max. at $T_a = -20$ to 40°C .
 2. This characteristic is guaranteed only for L-SRS version, 3 μA max. at $T_a = -20$ to 40°C .
 3. CS2 controls address buffer, WE buffer, CS1 buffer, OE buffer, and Din buffer. If CS2 controls data retention mode, V_{in} levels (address, WE, OE, CS1, I/O) can be in the high impedance state. If CS1 controls data retention mode, CS2 must be $CS2 \geq V_{CC} - 0.2V$ or $0V \leq CS2 \leq 0.2V$. The other input levels (address, WE, OE, I/O) can be in the high impedance state.
 4. V_{CC} rising time must be more 50 ms. When V_{CC} rising time is less than 50 ms, t_R must be 50 ms or more.
 5. Typical values are at $V_{CC} = +3.0V$, $T_a = +25^\circ\text{C}$ and not guaranteed.

Low V_{CC} Data Retention Timing Waveform (1) ($\overline{CS1}$ Controlled)



Low V_{CC} Data Retention Timing Waveform (2) ($CS2$ Controlled)




HM62V8128B-SR Series

Package Dimensions

HM62V8128BLFP Series (FP-32D)


Unit: mm



HM62V8128B-SR Series

HM62V8128BLT Series (TFP-32D)

Unit: mm



HITACHI

15

4496203 0034175 731