Am29C111

CMOS 16-Bit Microprogram Sequencer

PRELIMINARY

DISTINCTIVE CHARACTERISTICS

- 16-Bit Address up to 64K Words
- Supports a 70-ns system cycle time
- Speed Select
 - Supports an 80-ns system cycle time
- Real-Time Interrupt Support
 Micro-trap and interrupts are handled transparently
 at any microinstruction boundary.
- Built-In Conditional Test Logic
 Has nine external test inputs, four of which are used to internally generate four additional test conditions. Test multiplexer selects one out of 13 test inputs.
- Break-Point Logic
 - Built-in address comparator allows break-points in the microcode for debugging and statistics collection.
- 33-Level Stack
 Provides support for interrupts, loops, and subroutine nesting. It can be accessed through the D-bus to support diagnostics.


GENERAL DESCRIPTION

The Am29C111 is a 16-bit wide, high-speed single-chip sequencer designed to control the execution sequence of microinstructions stored in the microprogram memory. The instruction set is designed to resemble high-level language constructs, thereby bringing high-level language programming to the micro level.

The Am29C111 is interruptible at any microinstruction boundary to support real-time interrupts. Interrupts are handled transparently to the microprogrammer as an unexpected procedure call. Traps are also handled transparent-


ly at any microinstruction boundary. This feature allows reexecution of the prior microinstruction. The 33-deep stack provides the ability to support interrupts, loops, and subroutine nesting. The stack can be read through the D-bus to support diagnostics or to implement multitasking at the micro-architecture level.

Fabricated using Advanced Micro Devices' 1.2 micron CMOS process, the Am29C111 is powered by a single 5-volt supply. The device is housed in a 68-pin PLCC, or a 68-lead PGA package.



RELATED AMD PRODUCTS


Part No.	Description
Am29C101	CMOS 16-Bit Microcontroller Slice
Am29114	Vectored Priority Interrupt Controller
Am29116	High-Performance Bipolar 16-Bit Microprocessor
Am29C116	High-Performance CMOS 16-Bit Microprocessor
Am29PL141	Field-Programmable Controller
Am29C323	CMOS 32-Bit Parallel Multiplier
Am29325	32-Bit Floating-Point Processor
Am29C325	CMOS 32-Bit Floating-Point Processor
Am29332	32-Bit Extended Function ALU
Am29C332	CMOS 32-Bit Extended Function ALU
Am29334	64 x 18 Four-Port, Dual-Access Register File
Am29C334	CMOS 64 x 18 Four-Port, Dual-Access Register File
Am29337	16-Bit Bounds Checker
Am29338	Byte Queue






PLCC

(Top View)




Note: Pin 1 is marked for orientation.

PGA (Bottom View)



Note: Notch indicates orientation.




ORDERING INFORMATION

Standard Products

AMD standard products are available in several packages and operating ranges. The order number (Valid Combination) is formed by a combination of: a. Device Number

- b. Speed Option (if applicable)
- c. Package Type
- d. Temperature Range
- e. Optional Processing



Valid Combinations AM29C111 GC, GCB, JC, JCB AM29C111-1 GC, GCB, JC, JCB

Valid Combinations

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations, to check on newly released valid combinations, and to obtain additional data on AMD's standard military grade products.

PIN DESCRIPTION

A-FULL Almost Full (Output; Three-State)

Indicates that $28 \leqslant \mathrm{SP} \leqslant 63$ (meaning there are five or less empty locations left on stack). Also active during stackunder flow.

Carry In (Input; Active LOW) Cin Carry-in to the incrementer.

Clock Pulse (Input)

Clocks sequencer at the LOW-to-HIGH transition.

Data (Bidirectional; Three-State)

Input to address multiplexer, counter, stack, and comparator register. Output for stack and stack pointer.

Equal (Output; Three-State)

Indicates that the address comparator is enabled and has found a match.

Force Continue (Input)

Overrides instruction with CONTINUE.

HOLD Hold (Input)

Stops the sequencer and three-states the outputs.

l₀ – l₅ Instruction (Input)

Selects one of 64 instructions.

Interrupt Acknowledge (Output; Three-State, INTA Active LOW)

Indicates that an interrupt is accepted.

Interrupt Enable (Input) INTEN

Enables interrupts.

Interrupt Request (Input) INTR

Requests the sequencer to interrupt execution.

Output Enable - D-Bus (Input) OE_D

Enables the D-bus driver, provided that the sequencer is not in the hold or slave mode.

Reset (input; Active LOW)

Resets the sequencer.

Select (Input) $S_0 - S_3$

Selects one of 16 test conditions.

Test (Input) T0-T4, T8-T11

Provides external test inputs.

Y₀ - Y₁₅ Address (Bidirectional; Three-State)

Output of microcode address. Input for interrupt address.

FUNCTIONAL DESCRIPTION

Architecture

The major blocks of the sequencer are the address multiplexer, the address register (AR), the stack (with the top of stack denoted TOS), the counter (C), the test multiplexer with logic, and the address comparison register (R) (Figure 1). The bidirectional D-bus provides branch addresses and iteration counts; it also allows access to the stack from the outside. The bidirectional Y-bus either ouputs microprogram addresses or inputs interrupt addresses. The buses are all 16 bits wide. Figure 1 shows a detailed block diagram of the sequencer.

Address Multiplexer

The address multiplexer can select an address from any of three sources:

- 1) A branch address supplied by the D-bus
- 2) A return or loop address from the top of stack
- 3) The next sequential address from the incrementer

Address Register and Incrementer

The address register contains the current address. It is loaded from the interrupt multiplexer and feeds the incrementer. The incrementer is inhibited if Cin is taken HIGH.

Stack

A 33-word-deep and 16-bit-wide stack provides first-in last-out storage for return addresses, loop addresses, and counter values. Items to be pushed come from the incrementer, the interrupt-return-address register, the counter, or the D-bus. Items popped go to the address multiplexer, the counter, or the D-bus.

The access to the stack via the D-bus may be used for context switching, stack extension, or diagnostics. As the stack is only accessible from the top, stack extension is done by temporarily storing the whole or some lower part of the stack outside the sequencer. The save and the later restore are done with pop and push operations, respectively, at balanced points in the microprogram; for example, points with the same stack depth. The internal D-bus driver must be turned on when popping an item to the D-bus; if the driver is off, the item will be unstacked instead. The driver is normally turned on when the Output Enable signal is asserted and the sequencer is not being reset $(OE_D = 1, \overline{RST} = 1).$

The stack pointer is a modulo 64 counter, which is incremented on each push and decremented on each pop. The stack pointer is reset to zero when the sequencer is reset, but the pointer may also be reset by instruction. Thus, the stack pointer indicates the number of items on the stack as long as stack overflow or underflow has not occurred. Overflow happens when an item is pushed onto a full stack, whereby the item at the bottom of the stack is overwritten. Underflow happens when an item is popped from an empty stack; in this case the item is undefined.

In the case of stack overflow, the SP is incremented for every push after overflow. Thus, immediately after the first occurrence of stack overflow, the SP will be equal to 34. Subsequent pushes will increment the SP to 35, 36....61, 62, 73, 1, 0, etc. In the case of the stack underflow, the SP is decremented for every pop after underflow. Thus, immediately after the first occurrence of stack underflow, the SP will be equal to 63. Subsequent pops will decrement the SP to 62, 61....2, 1, 0, etc.

The contents of the stack pointer are present on the D-bus for all instructions except POP D, provided the driver is turned on. The output signal, A-FULL, is active under the following conditions: $28 \le SP \le 63$.

Counter

The counter may be used as a loop counter. It may be loaded from the D-bus, or via a pop from the stack. Its contents may also be pushed onto the stack.

A normal for-loop is set up by a FOR instruction, which loads the counter from the D- or A-bus with the desired number of iterations; the instruction also pushes onto the stack a loop address that points to the next sequential instruction. The end of the loop is given by an unconditional END FOR instruction, which tests the counter value against the value one and then decrements the counter. If the values differ, the loop is repeated by selecting the address at the stack as the next address. If the values are equal, the loop is terminated by popping the stack, thereby removing the loop address, and selecting the address from the incrementer as the next address. The number of iterations is a 16-bit unsigned number, except that the number zero corresponds to 65,536 iterations. By pushing and popping counter values it is possible to handle nested loops.

Address Comparison

The sequencer is able to compare the address from the interrupt multiplexer with the contents of the comparator register. The instruction SET loads the comparator register with the address on the D-bus and enables the comparison, while CLEAR disables it. The comparison is disabled at reset. A HIGH is present at the output EQUAL if the comparison is enabled and the two addresses are equal. The comparison is useful for detection of a break point or counting the number of times a microinstruction at a specific address is executed.

Instruction Set

The sequencer has 64 instructions that are divided into four classes of 16 instructions each. The instruction lines l_0-l_5 use l_5 and l_4 to select a class, and l_0-l_3 to select an instruction within a class. The classes are:

5 l4 Classes

- 0 O Conditional sequence control,
 - Conditional sequence control with inverted polarity,
- 1 0 Unconditional sequence control, and
- Special function with implicit continue.

Note that for the first three classes I_5 forces the condition to be true and I_4 inverts the condition. The basic instructions of the first three classes are shown in Table 1 and the instructions of the fourth class in Table 2.

Structured microprogramming is supported by sequencer instructions that singly or in pairs correspond to high-level language control constructs. Examples are FOR I: = D DOWN TO 1 DO ... END FOR and CASE N OF ... END CASE. The instructions have been given high-level language names where appropriate. Figure 2 shows how to microprogram important control constructs; the high-level language is on the left and the microcode on the right.

Test Conditions

The condition for a conditional instruction is supplied by a test multiplexer, which selects one out of sixteen tests with the select lines S_0-S_3 . Nine of these are supplied directly by the inputs T_0-T_4 and T_8-T_{11} , while the remaining four tests are generated by the test logic from the inputs T_8-T_{11} . The following table shows the assignments. T_5-T_7 are internally set as true.

$(S_3 - S_0)_H$	Test	Intended Use
0 – 4	T ₀ - T ₄	General
5 – 7	T ₅ - T ₇	True
8	T ₈	C (Carry)
9	T ₉	N (Negative)
Α	T ₁₀	V (Overflow)
В	T ₁₁	Z (Zero or equal)
С	$T_8 + T_{11}$	C + Z (Unsigned less
		than or equal, borrow
		mode)
D	$\overline{T_8}$ + T ₁₁	C + Z (Unsigned less
		than or equal)
E	T ₉ ⊕ T ₁₀	N ⊕ V (Signed less than)
F	$(T_9 \oplus T_{10}) + T_{11}$	(N ⊕ V) + Z (Signed less
		than or equal)

Force Continue

The sequencer has a force continue (FC) input, which overrides the instruction inputs I_0-I_5 with a CONTINUE instruction. This makes it possible to share the microinstruction field for the sequencer instruction with some other control or to initialize a writable control store.

Reset

In order to start a microprogram properly, the sequencer must be reset. The reset works like an instruction overriding both the instruction input and the force continue input. The reset selects the address 0 at the address multiplexer, forces the EQUAL output to LOW, and disregards a potential interrupt request. It synchronously disables the address comparison and initializes the stack pointer to 0. The contents of the stack are invalid after a reset.

TABLE 1. INSTRUCTION SET for $I_5I_4 = 00$, 01, 10

I ₅ – I ₀	Instruction	Con Y	d.: Fail Stack	Coi Y	nd.: Pass Stack	Counter	Comp.	D-Mux
	Goto D	INC	_	D	_	-	_	SP
00, 10, 20	Call D	INC	_	D	Push INC	-	-	SP
01, 11, 21		INC		D	Pop	l -	_	SP
02, 12, 22	Exit D	INC	_	D		C←C – 1	_	SP SP
03, 13, 23	End for D, C≠1	INC	_	INC		C←C-1	_	SP
	End for D, C = 1	1	Pop	TOS	_			SP
OC, 1C, 2C	End Loop	INC	Lob	TOS	Pop &		_	SP
D, 1D, 2D	Call Coroutine	INC	-	103	Push INC	ļ		1
			ļ	тоѕ	Pop	_	_	SP
0E, 1E, 2E	Return	INC			1		_	SP
0F, 1F, 2F	End for, C≠1	INC	Pop	TOS	_	C←C - 1	_	SP
	End for, C = 1	INC	Pop	INC	Pop	U ← U − 1		

Cond. = (Test [S] OR I₅) XOR I₄ : = Concatination

= Concatination
C = Counter

INC = Output of Incrementer = AR + 1 (if $\overline{C_{in}}$ = LOW)

Note: For unconditional instructions, the action marked under Cond.:Pass is taken.

TABLE 2. INSTRUCTION SET for $I_5I_4=11$

	Instruction		Stack	Counter	Comp.	D-Mux
15 - 10	mstruction		- Clarent		- 	00
30	Continue	INC	-	-	-	SP
31	For D	INC	Push INC	C←D	-	SP
32	Decrement	INC	l -	C←C – 1	-	SP
33	Loop	INC	Push INC	_	-	SP
34	Pop D	INC	Pop	i -	-	TOS
35	Push D	INC	Push D	_	-	SP
	Reset SP	INC	SP←0	_	_	SP
36		INC	Pop	C←TOS	_	SP
38	Pop C	ı	Push C		1_	SP
39	Push C	INC		C←TOS	_	SP
3 A	Swap	INC	TOS←C		-	SP
3B	Push C Load D	INC	Push C	C←D	_	SP
3C	Load D	INC	-	C←D		1 -
3E	Set	INC	-	-	R←D, Enable	SP
3F	Clear	INC		-	Disable	SP

R = Comp. Register

Interrupts

The sequencer may be interrupted at the completion of the current microcycle by asserting the interrupt request input INTR. The return address of the interrupted routine is saved on the stack so that nested interrupts can be easily implemented. An interrupt is accepted if interrupts are enabled and the sequencer is not being reset or held (INTEN = HIGH, $\overline{\text{RST}} = \text{HIGH}$, and HOLD = LOW). The interrupt-acknowledge output ($\overline{\text{INTA}}$) goes LOW when an interrupt is accepted.

When there is no interrupt, addresses go from the address multiplexer to the Y-bus via the driver, and to the address register and the comparator via the interrupt multiplexer. When there is an interrupt, the driver of the sequencer is turned off, an external driver is turned on, and the interrupt multiplexer is switched. The interrupt address is supplied via the external driver to the Y-bus, the address register, and the comparator (Figure 3). In order to save the address from the address multiplexer, the address is stored in the interrupt return address register, which for simplicity is clocked every cycle. The next microinstruction is the first microinstruction of the interrupt routine (Figure 4).

In this cycle the address in the interrupt return address register is automatically pushed onto the stack. Therefore the microinstruction in this cycle must not use the stack; if a stack operation is programmed, the result is undefined. The instructions that do not use the stack are GOTO D, GOTO A, GOTO M, CONTINUE, DECREMENT, LOAD D, LOAD A, SET and CLEAR. A RETURN instruction terminates the interrupt routine and the interrupted routine is resumed. Interrupts only work with a single-level control path.

Traps

A trap is an unexpected situation linked to current microinstruction that must be handled before the microinstruction completes and changes the state of the system. An example of such a situation is an attempt to read a word from memory across a word boundary in a single cycle. When a trap occurs, the current microinstruction must be aborted and re-executed after the execution of a trap routine, which in the meantime will take corrective measures. An interrrupt, on the other hand, is not linked directly to the current microinstruction that can complete safely before an interrupt routine is executed.

Execution of a trap requires that the sequencer ignores the current microinstruction, selects the trap return address at the address multiplexer, and initiates an interrupt. This will save the trap return address on the stack and issue the trap address from an external source (Figure 5). The address register contains the address of the microinstruction in the pipeline register, thus the address register already contains the trap return address when a trap occurs. This address can be selected by the address multiplexer by disabling the incrementer $(\overline{C_{in}} = 1)$, and using the force continue mode (FC = 1). In this mode the sequencer ignores the current microinstruction. The remaining part of the trap handling is done by the interrupt (Figure 6), thus the section on interrupts also applies to traps. There is one exception, however. The interrupt enable cannot be used as a trap enable as it does not control the force continue mode and the carry-in to the incrementer.


Hold Mode

The sequencer has a hold mode in which the operation is suspended.

The outputs (Y, INTA, A-FULL & EQUAL) are disabled and the sequencer enters the hold mode immediately after the Hold signal goes active. While the sequencer is in this mode, the internal state is left unchanged and the D-bus is disabled. The outputs (Y, INTA, A-FULL & EQUAL) are enabled again and the sequencer leaves the hold mode immediately after the Hold signal goes inactive.

In a time-multiplexed multimicroprocess system there may be one sequencer for all processes with microprogrammed context save and restore, or there may be one sequencer per microprocess permitting fast process switch. In the latter case the Y-buses of the sequencers are tied together and connected to a single microprogram store. A control unit decides on a cycle-by-cycle basis what sequencer should be running, and activates the HOLD signal to the remaining sequencers. The hold mode has higher priority than interrupts, and works independently of the reset. The hold mode can only be used with a single-level control path.

High-Level Language Constructs An example of high-level language constructs using Am29C111 instructions is given in Figure 2 (2-1, 2-2, and 2-3). FOR CNT: = 10 DOWN TO 1 DO FOR D 10 LOOP REPEAT END FOR END FOR END LOOP NOT CC UNTIL CC Figure 2-2. Loop with Known Number of LOOP WHILE CC DO **Iterations** IF NOT CC THEN EXIT L END WHILE END LOOP LOOP LOOP IF CC THEN EXIT IF CC THEN EXIT L END LOOP END LOOP L: Figure 2-1. Loops with Unknown Number of Iterations PUSH D C IF NOT X THEN GOTO A IF X THEN IF NOT Y THEN GOTO B IF Y THEN -, RETURN (TO C) B: ELSE -, RETURN (TO C) END IF ELSE IF NOT Z THEN GOTO D IF Z THEN -, RETURN (TO D) D: ELSE -, RETURN (TO C) END IF END IF C: Figure 2-3. Double-Nested If Statement



Instruction Set Definition


Legend: ● = Other instruction


⊙ = Instruction being described


CC = (Test 19c - Sc1)

P = Test pass F = Test fail


pcode ₅ – 1 ₀)	Mnemonics	Description	Execution Example
20 _H	BRA_D	GOTO D Unconditional branch to the address specified by the D inputs. The D port must be disabled to avoid bus contention.	1
2C _H	BRA_S	GOTO TOS Unconditional branch to the address on the top of the stack.	50 • 51 •
			52 🔵 90
			92







IF NOT CC THEN GOTO D ELSE CONTINUE If CC is LOW (pass), branch to the address specified by D. If CC is HIGH (fail), continue.



Note: Opcode numbers are in hexadecimal notation.

BRNC_D

BRNC S

10_H

1C_H

Opcode (I ₅ - I ₀)	Mnemonics	Description	Execution Example
21 _H	CALL_D	CALL D Unconditional branch to the subroutine specified by the D inputs. Push the return address (address Reg. + 1) on the stack. The D port must be disabled to avoid bus contention.	50 STACK
20 _H	CALL_S	CALL TOS Unconditional branch to the subroutine specified by the address on the top of the stack. The stack is popped and the return address (Address Reg. + 1) is then pushed onto the stack.	51 PC + 1 53 90 53 91 54 92
			PF001760
01н	ccc_b	IF CC, THEN CALL D ELSE CONTINUE If CC is HIGH (pass), call the subroutine specified by the D inputs. Push the return address (Address Reg. + 1) on the stack. If CC is LOW (fail), continue. The D port must be disabled to avoid bus contention.	50
0D _H	ccc_s	IF CC, THEN CALL TOS ELSE CONTINUE If CC is HIGH (pass), call the subroutine specified by the address on the top of the stack. The stack is popped and the return address (Address Reg. + 1) is pushed onto the stack. If CC is LOW (fail), continue.	51 OF PC + 1 53 OP 90 54 55 92
			56 ∳ PF001770
11 _H	CNC_D	IF NOT CC, THEN CALL D ELSE CONTINUE If CC is LOW (pass), call the subroutine specified by the D inputs. Push the return address (Address Reg. + 1) on the stack. If CC is HIGH (fall), continue. The D port must be disabled to avoid bus contention.	50
1D _H	CNC_S	IF NOT CC, THEN CALL TOS ELSE CONTINUE If CC is LOW (pass), call the subroutine specified by the address on the top of the stack. The stack is popped and the return address (Address Reg. + 1) is pushed onto the stack.	52 F STACK 52 F Stack 53 F 90 54 91 55 92
			PF001780
Note: Opcode n	umbers are in hexadecimal n	otation.	


Opcode (I ₅ – I ₀)	Mnemonics	Description	Execution Example
22 _H	EXIT_D	EXIT TO D Unconditional branch to the address specified by the D inputs and pop the stack. The D port must be disabled to avoid bus contention.	50
2E _H	EXIT_S	EXIT TO TOS Unconditional branch to the address on the top of the stack and pop the stack. Also used for unconditional returns.	51 90 91 STACK 92
02н	XTCC_D	IF CC, THEN EXIT TO D ELSE CONTINUE If CC is HIGH (pass), exit to the address specified by the D inputs and pop the stack. If CC is LOW (fail), continue with no pop. The D port must be disabled to avoid bus contention.	STACK PC
0E _H	xtcc_s	IF CC, THEN EXIT TO TOS ELSE CONTINUE If CC is HIGH (pass), exit to the address on the top of the stack and pop the stack. If CC is LOW (fail), continue with no pop. Also used for conditional returns.	STACK 51 F 52 53
			55 PF00
12 _H	XTNC_D	IF NOT CC, THEN EXIT TO D ELSE CONTINUE If CC is LOW (pass), exit to the address specified by the D inputs and pop the stack. If CC is HIGH (fail), continue with no pop. The D port must be disabled to avoid bus contention.	50 F
1E _H	XTNC_S	IF NOT CC, THEN EXIT TO TOS ELSE CONTINUE If CC is LOW (pass), exit to the address on the top of the stack and pop the stack. If CC is HIGH (fail), continue with no pop. Also used for conditional returns.	52 53 54 55
			PF00
	numbers are in hexadecima		

Opcode (I ₅ – I ₀)	Mnemonics	Description	Execution Example
23ң	DJMP_D	IF CNT ≠ 1 THEN CNT: = CNT - 1 GOTO D ELSE CNT: = CNT - 1 CONTINUE If the counter is not equal to one, decrement the counter and branch to the address specified by the D inputs. If the counter is equal to one, then decrement the counter and continue. The D port must be disabled to avoid bus contention.	50 51 52
2F _H	DJMP_S	IF CNT ≠ 1 THEN CNT: = CNT − 1 GOTO TOS ELSE CNT: = CNT − 1 POP STACK CONTINUE If the counter is not equal to one, decrement the counter and branch to the address on the top of the stack. If the counter is equal to one, then decrement the counter, pop the stack and continue.	COUNTER # 1 COUNTER 54 COUNTER = 1 PF001820
03 _Н	DJCC_D	IF CC AND CNT ≠ 1 THEN CNT: = CNT - 1 GOTO D ELSE CNT: = CNT - 1 CONTINUE If CC is HIGH (pass) and the counter is not equal to one, decrement the counter and branch to the address specified by the D inputs. If CC is LOW (fail) or the counter is equal to one, then decrement the counter and continue. The D port must be disabled to avoid bus contention.	50 51 52 P AND COUNTER
0Fн	DJCC_S	IF CC AND CNT ≠ 1 THEN CNT: = CNT - 1 GOTO TOS ELSE CNT: = CNT - 1 POP STACK CONTINUE If CC is HIGH (pass) and the counter is not equal to one, decrement the counter and branch to the address on the top of the stack. If CC is LOW (fail) or the counter is equal to one, then decrement the counter, pop the stack and continue.	COUNTER = 1 COUNTER = 1 PF001830
13 _H	DJNCC_D	IF NOT CC AND CNT ≠ 1 THEN CNT: = CNT - 1 GOTO D ELSE CNT: = CNT - 1 CONTINUE If CC is LOW (pass) and the counter is not equal to one, decrement the counter and branch to the address specified by the D inputs. If CC is HIGH (tail) or the counter is equal to one, then decrement the counter and continue. The D port must be disabled to avoid bus contention.	50 51 52
1F _H	djncc_s	IF NOT CC AND CNT ≠ 1 THEN CNT: = CNT - 1 GOTO TOS ELSE CNT: = CNT - 1 POP STACK CONTINUE If CC is LOW (pass) and the counter is not equal to one, decrement the counter and branch to the address on the top of the stack. If CC is HIGH (fail) or the counter is equal to one, then decrement the counter, pop the stack and continue.	53 P AND COUNTER = 1 54 COUNTER = 1 55 F OR COUNTER = 1
			PF001840
Note: Opcode nu	mbers are in hexadecimal i	notation.	

(l ₅ – l ₀)	Mnemonics	Description	Execution Example
2E _H	RET	RETURN Unconditional return from subroutine. The return address is popped from the stack.	STACK PC + 1
0E _H	RETCC	IF CC THEN RETURN ELSE CONTINUE If CC is HIGH (pass), return from subroutine. The return address is popped from the stack. If CC is LOW (fail), continue.	50 90
1E _H	RETNC	IF NOT CC THEN RETURN ELSE CONTINUE If CC is LOW (pass), return from subroutine. The return address is popped from the stack. If CC is HIGH (fail), continue.	52 92 53 93
			PF001850
31 _H	FOR_D	INITIALIZE LOOP Push the Address Reg. + 1 on the stack, load the counter from the D inputs and continue. Use with DJUMP_S for FOR NEXT loops. The D port must be disabled to avoid bus contention.	STACK SO PC + 1 S1 O N COUNTER
33 _H	LOOP	INITIALIZE LOOP Push the Address Reg. + 1 on the stack and continue. Use with BRCC_S for REPEATUNTIL loops, or with XTCC_D and BRA_S for WHILEEND WHILE loops.	52 STACK 50 PC + 1
			52
			PF001860
34 _H	POP_D	Pop the stack and output the value on the D outputs and continue. The D port must be enabled.	STACK
38 _H	POP_C	Pop the stack and store the value in the counter and continue.	50
35 _H	PUSH_D	Push the D inputs on the stack and continue. The D port must be disabled to avoid bus contention.	51 (⑤) 52 ♦
35 _H 39 _H	PUSH_D PUSH_C	Push the D inputs on the stack and continue. The D port must be disabled to avoid bus	Ţ
		Push the D inputs on the stack and continue. The D port must be disabled to avoid bus contention.	52 STACK 0
39 _H	PUSH_C	Push the D inputs on the stack and continue. The D port must be disabled to avoid bus contention. Push the counter on the stack and continue. Exchange the counter and the top of stack and	52 STACK
39 _H	PUSH_C	Push the D inputs on the stack and continue. The D port must be disabled to avoid bus contention. Push the counter on the stack and continue. Exchange the counter and the top of stack and	50 STACK 0
39 _H	PUSH_C	Push the D inputs on the stack and continue. The D port must be disabled to avoid bus contention. Push the counter on the stack and continue. Exchange the counter and the top of stack and	50 STACK 50 0 51 ©

Note: Opcode numbers are in hexadecimal notation.

Opcode (I ₅ – I ₀)	Mnemonics	Description	Execution Example
3B _H	STACK_C	Push the counter on the stack and load the counter with the value of the D inputs and continue.	STACK Q
3C _H	LOAD_C	Load the counter with the value of the D inputs and continue. The D port must be disabled to avoid bus contention.	COUNTER
			50 COUNTER 50 D 51 ©
			PF001880
30 _H	CONT	Continue.	I
32 _H 36 _H	DECR RESET_SP	Decrement the counter and continue. Reset the stack pointer and continue.	50
			51 (a) 52 COUNTER 50 COUNT-1 51 (a)
3E _H	SET	Load the comparison register with the value of	PF001890
,,		the D inputs, enable the comparator and continue.	COMPARE 50 D
3F _H	CLEAR	Disable the comparator and continue.	51 6
			PF001900
	mbers are in hexadecimal		



		CONTROL PATH	I TIMING	ANALY	SIS (Pre	eliminary	')	
				29C111	29C10A	29C111-1	29C10A-1	Туре
L	Pipeline Register	(29818A)						
	Mapping PROM	(27S190A)						
	Register	(29818A)	CP-Q	12 ns	12 ns	12 ns	12 ns	Branch Map
	Sequencer		D-Y	18	20	15	18 25	
	Control Memory	(99C59-25)	t _{AA}	25	25	25 4	25 4	
	Pipeline Register	(29818A)	Setup	4	4			
		Cycle Time:		59 ns	61 ns	56 ns	59 ns	
I.	Pipeline Register	(29818A)	CP-Q	12 ns	12 ns	12 ns	12 ns	Branch
	Buffer Enable	(2959)	OE-Y	NA	20	NA	20	
	Sequencer	, ,	1, D-Y	20	35	17	33	
	Control Memory	(99C59-25)	taa	25	25	25	25	
	Pipeline Register	(29818A)	Setup	4	4	4	4	
		Cycle Time:		61 ns	96 ns	58 ns	94 ns	
	Pipeline Register	(29818A)	CP-Q	12 ns	12 ns	12 ns	12 ns	Conditional
	CC-MUX	(2923)	Sel-W	NA	15	NA	15	Branch Using
	Polarity	(74S86)	D-Y	NA	11	NA	11	External Status
	Sequencer	` ′	T, CC-Y	22	30	18	26	Register
	Control Memory	(99C59-25)	taa	25	25	25	25	
	Pipeline Register	(29818A)	Setup	4	4	4	4	
		Cycle Time:		63 ns	97 ns	59 ns	93 ns	
IV.	Pipeline Register	(29818A)	CP-Q	12 ns	12 ns	12 ns	12 ns	Instruction to
	Sequencer	(20010)	I–Y	20	35	17	33	Output Path
	Control Memory	(99C59-25)	taa	25	25	25	25	
	Pipeline Register	(29818A)	Setup	4	4	4	4	
		Cycle Time:		61 ns	76 ns	58 ns	74 ns	
٧.	Sequencer	(29818A)	CP-Y	38 ns	24 ns	31 ns	33 ns	Clock to
••	Control Memory	(99C59-25)	taa	25	25	25	25	Output Path
	Pipeline Register	(29818A)	Setup	4	4	4	4	
	poc mogrator	Cycle Time:	•	67 ns	53 ns	60 ns	62 ns	

ABSOLUTE MAXIMUM RATINGS

Storage Temperature-65 to +150°C Case Temperature Under Bias — T_C......-55 to +125°C Supply Voltage to Ground Potential

Continuous -0.3 to +7.0 V DC Voltage Applied to Outputs for HIGH State..... -0.3 V to +V_{CC} + 0.3 V DC Output Current,

DC Input Current-10 mA to +10 mA Stresses above those listed under ABSOLUTE MAXIMUM RATINGS may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to absolute maximum ratings for extended periods may affect device

OPERATING RANGES

functionality of the device is guaranteed.

Commercial (C) Devices Ambient Temperature (T_A) 0 to +70°C Supply Voltage (V_{CC})+4.75 to +5.25 V

Operating ranges define those limits between which the

DC CHARACTERISTICS over operating range

reliability.

Parameter Symbol	Parameter Description	T-	(Note 1)	ns 	Min.	Max.	Ur
/он	Output HIGH Voltage	V _{CC} = Min., V _{IN} = V _{IL} or V _{IH}	I _{OH} = 0.4		2.4		_ \
	Output LOW Voltage	$V_{CC} = Min.,$ $V_{IN} = V_{IL}$ or V_{IH} $I_{OL} = 8$ mA for Y-Bus $I_{OL} = 4$ mA for All and $I_{OL} = $			0.5	١	
ViH	Input HIGH Level	Guaranteed Input Logical HIGH Voltage for All Inputs			2.0		_ `
V _{IL}	Input LOW Level	Guaranteed Input Logic LOW Voltage for the Input				0.8	_``
l _{IL}	Input LOW Current	V _{CC} = Max., V _{IN} = 0.3				-10	μ
lн	Input HIGH Current	Vol. = N.V.				10	1
l ₁	Input HIGH Current	V _{Cc} Mex., N = V _{CC} - 0.5 V	V _{CC} Mex., NN V _{CC} - 0.5 V			10	n
lozu.	Off-State Light pedano			V _O = 2.4 V		10	١,
lozh	Cu.	V _{CC} = Max.		V _O = 0.5 V		-10	<u> </u>
lozL	fic Power Supply Current		CMOS V _I (Note 4)	N = V _{OL} or GND		20	
Icc V	(New 3)	V _{CC} = Max.	TTL V _{IN} (Note 4)	TTL V _{IN} = 0.5 V or 2.4 V (Note 4)		35	
C _{PD}	Power Dissipation Capacitance (Note 5)	V _{CC} = 5.0 V T _A = 25°C No Load			16	00 pF T	ypica

Notes: 1. V_{CC} conditions shown as Min. or Max. refer to the commercial (±5%) V_{CC} limits. 2. These input levels provide zero-noise immunity and should only be statically tested in a noise-free environment (not

- functionally tested). 3. Worst-case ICC is measured at the lowest temperature in the specified operating range.
- 4. Use CMOS ICC when the device is driven by CMOS circuits and TTL ICC when the device is driven by TTL circuits. 5. CPD determines the dynamic current consumption:
 - I_{CC} (Total) = I_{CC} (Static) + (CpD + n C_L) $\frac{1}{2}$, where f is the clock frequency, C_L output load capacitance, and n number of loads.

SWITCHING CHARACTERISTICS over operating range

A. COMBINATIONAL PROPAGATION DELAYS

			29C111	29C111-1	
No.	From	То	Max. Delay	Max. Delay	Unit
1	D ₁₅ - 0	Y ₁₅ - 0	18	15	ns
	D ₁₅ - 0	EQUAL	28	23	ns
	Y ₁₅ - 0	EQUAL	27	23	ns
2 3	15 - 0	Y31 - 0	20	17	ns
3	15-0	D ₁₅ - 0	25	21	ns
1	15-0	EQUAL	31	25	ns
4	T ₁₁ -0	Y ₁₅ - 0	22	18	ns
	T ₁₁ - 0	EQUAL	31	26	ns
	S ₃₋₀	Y ₁₅ - 0 EQUAL	21	18	ns
i	S ₃₋₀	EQUAL	32	27	ns
5	l CP	Y ₁₅ - 0	38	31	ns
5 6 7	CP	D ₁₅ - 0	24/Z	20/Z 🚡	ns
7	CP	A-FULL	23	18	ns
	CP	EQUAL	48	38	ns
8	RST	Y ₁₅ - 0	32/Z	26/Z	ns
	RST	D ₁₅ = 0	Z		ns ns
9	RST	ĪNTĀ	18	15	ns
1	RST	EQUAL	40	TORK APPLIES	ns
10	FC	Y ₁₅ -0	18	175	ns
11	FC	D ₁₅ - 0	23	19	ns
	FC	EQUAL	28	43	ns
	INTR	Y ₁₅ - 0 INTA	Z	7	ns
12	INTR	INTA	12	11	ns .
	INTR	EQUAL	(Note 1)	(Note 1)	ns
	INTEN	Y ₁₅ = 0	_ Z	Z	ns
13	INTEN	ĪNTA	12	11	ns
1	INTEN	EQUAL	Mote 1)	(Note 1)	ns
	HOLD	Y15-0	Z	<u>Z</u>	ns
	HOLD	INTA 👛	Z	Z Z	ns
	HOLD	A-FULL		Z	ns
	HOLD	EQUAL	26/2	23/Z	ns
	OE _D	D ₁₅ - 0	Z	Z	ns
14	Cin Cin	Y15=0	19	16	ns
	C _{in}	EQUAL	30	24	ns

Notes: See notes following Table D.

B. OUTPUT DISABLE TIME

		ASP A	1 3 3	Тур.	Max. (Note 3)	Max. (Note 3)	
No.	From	Top?	Description	(Note 4)	29C111	29C111-1	Unit
	RST #		Reset-to-Address Enable	_	25	21	ns
	RST A	Y	Reset-to-Address Disable	13	32	25	ns
37	INTR	A SEE SEE	INTR-to-Address Enable	-	21	18	ns
38	INTR	15	INTR-to-Address Disable	13	39	36	ns
•••	INTERNAL	15 - 0	INTEN-to-Address Enable	_	21	18	ns
	IN THE	- O	INTEN-to-Address Disable	13	39	36	ns
39	D 🍱	YY5-0	HOLD-to-Address Enable	-	19	17	ns
40		Y15-0	HOLD-to-Address Disable	13	39	36	ns
	OE S	D ₁₅ = 0	OE _D -to-Data Enable	1 -	23	21	ns
	OFp.	D ₁₅ - 0	OED-to-Data Disable	13	31	29	ns
	OED RST RST	D ₁₅ - 0	Reset-to-Data Enable	-	26	23	ns
	RST	D ₁₅ - 0	Reset-to-Data Disable	13	33	30	ns
	CP	D ₁₅ - 0	Clock-to-Data Enable	-	32	27	ns
	СP		Clock-to-Data Disable	13	34	31	ns
41	HOLD	D ₁₅ = 0 INTA	HOLD-to-INTA Enable	-	19	17	ns
42	HOLD	INTA	HOLD-to-INTA Disable	13	27	25	ns
43	HOLD	A-FULL	HOLD-to-A-FULL Enable	-	20	18	ns
44	HOLD	A-FULL	HOLD-to-A-FULL Disable	13	27	26	ns
45	HOLD	EQUAL	HOLD-to-EQUAL Enable	-	20	18	ns
46	HOLD	EQUAL	HOLD-to-EQUAL Disable	13	28	26	ns

Notes: See notes following Table D.

SWITCHING CHARACTERISTICS (Cont'd.)

C. SETUP AND HOLD TIMES

				29C111	29C111-1	
No.	Parameter	For	With Respect To	Max. Value	Max. Value	Unit
	Data Setup	D ₁₅ - 0		18	16	ns
15	Data Hold	D ₁₅ = 0	CP ↑	0	4	ns
16 17	Address Setup	Y ₁₅ – 0	CP ↑	16	13	ns
	Address Hold	Y15-0	CP ↑	0	0	ns
18	Instruction Setup	15 – 0	CP ↑		16	ns
19	Instruction Hold	15 - 0	CP ↑ 💡	0	80	ns
20	Forced Continue Setup	FC	CP 1	18.	15	ns
21	Forced Continue Hold	FC	CP 1		0	ns
22	Test Setup	T ₁₁ - 0	CP 1	19	16	ns
23	Test Hold	T11-0	CP 1	0	0	ns
24		S3-0	OP 1	21	17	ns
25	Select Setup	S2 0	DP ↑	0	0	ns
26	Select Hold	BST A	CP 1	34	28	ns
27	Reset Setup	BST	CP ↑	0	0	ns
28	Reset Hold	TR .	CP ↑	29	23	ns
29	Interrupt Request Sup		CP ↑	0	0	ns
30	Interrupt Received Hotel	INTEN	CP ↑	28	23	l ns
31	Interrupt stable etuli	INTEN	CP ↑	0	0	l n
32	District Figure 4400	HOLD	CP ↑	19	17	n
33	Had Made Satup	HOLD	CP ↑	0	0	l n
34	Head ode Rand		CP ↑	17	14	n:
35	Cath In Setup	<u>Cin</u>	CP ↑	0	0	n
36	Carren Hold	C _{in}				


D. MINIMUM CLOCK REQUIREMENT

	29C111	29C111-1 Max. Value	Unit
No. Description	Max. Value		
47 Minimum Clock LOW Time 48 Minimum Clock HIGH Time	20 13	16 12	ns ns

due to bus turnaround in Master/Slave mode. 2. Z = Three-state output path; use Table B.

- 3. The maximum disable times are tested with load capacitance of C_L = 50 pF.
- 4. The typical disable times with the load capacitance of $C_L = 5$ pF are derived at $V_{CC} = 5$ V under room temperature. These should be used as a reference.

SWITCHING TEST CIRCUIT



TC003420

A. Three-State Outputs

Notes: 1. $C_L = 50$ pF includes scope probe, wiring, and stray capacitances without device in test fixture.


- 2. S_1^- , S_2^- , S_3^- are closed during function tests and all AC tests except output enable tests.
- S₁ and S₃ are closed while S₂ is open for tp_{ZH} test.
 S₁ and S₂ are closed while S₃ is open for tp_{ZL} test.
- 4. $C_L = 5.0$ pF for output disable tests.

SWITCHING TEST WAVEFORMS HIGH-LOW HIGH PULSE WFR02790 WFR02970


Notes: 1. Diagram shown for HIGH data only. Output transition may be opposite sense. 2. Cross hatched area is don't care condition.

Setup, Hold, and Release Times

Pulse Width



Propagation Delay



Notes: 1. Diagram shown for Input Control Enable-LOW and Input Control Disable-HIGH.

2. S1, S2, and S3 of Load Circuit are closed except where shown.

Enable and Disable Times

Test Philosophy and Methods

The following points give the general philosophy that we apply to tests that must be properly engineered if they are to be implemented in an automatic environment. The specifics of what philosophies applied to which test are shown.

- Ensure the part is adequately decoupled at the test head. Large changes in supply current when the device switches may cause function failures due to V_{CC} changes.
- Do not leave inputs floating during any tests, as they may oscillate at high frequency.
- 3. Do not attempt to perform threshold tests at high speed. Following an input transition, ground current may change by as much as 400 mA in 5 8 ns. Inductance in the ground cable may allow the ground pin at the device to rise by hundreds of millivolts momentarily. Current level may vary from product to product.
- 4. Use extreme care in defining input levels for AC tests. Many inputs may be changed at once, so there will be significant noise at the device pins which may not actually reach V_{IL} or V_{IH} until the noise has settled. AMD recommends using V_{II} \leqslant 0 V and V_{IH} \geqslant 3 V for AC tests.
- To simplify failure analysis, programs should be designed to perform DC, Function, and AC tests as three distinct groups of tests.
- 6. Capacitive Loading for AC Testing

Automatic testers and their associated hardware have stray capacitance which varies from one type of tester to another, but is generally around 50 pF. This makes it impossible to make direct measurements of parameters which call for a smaller capacitive load than the associated stray capacitance. Typical examples of this are the so-called "float delays," which measure the propagation delays into and out of the high-impedance state, and are usually specified at a load capacitance of 5.0 pF. In these cases, the test is performed at the higher load capacitance (typically 50 pF), and engineering correlations based on data taken with a bench setup are used to predict the result at the lower capacitance.

Similarly, a product may be specified at more than one capacitive load. Since the typical automatic tester is not capable of switching loads in mid-test, it is impossible to make measurements at <u>both</u> capacitances even though they may both be greater than the stray capacitance. In

these cases, a measurement is made at one of the two capacitances. The result at the other capacitance is predicted from engineering correlations based on data taken with a bench setup and the knowledge that certain DC measurements (I_{OH}, I_{OL}, for example) have already been taken and are within specification. In some cases, special DC tests are performed in order to facilitate this correlation.

7. Threshold Testing

The noise associated with automatic testing, the long inductive cables, and the high gain of bipolar devices when in the vicinity of the actual device threshold frequently give rise to oscillations when testing high-speed circuits. These oscillations are not indicative of a reject device, but instead, of an overtaxed test system. To minimize this problem, thresholds are tested at least once for \underline{each} input pin. Thereafter, "hard" high and low levels are used for other tests. Generally this means that function and AC testing are performed at "hard" input levels rather than at $V_{\rm IL}$ max. and $V_{\rm IH}$ min.

8. AC Testing


Occasionally parameters are specified that cannot be measured directly on automatic testers because of tester limitations. Data input hold times often fall into this category. In these cases, the parameter in question is guaranteed by correlating these tests with other AC tests that have been performed. These correlations are arrived at by the cognizant engineer using data from precise bench measurements in conjunction with the knowledge that certain DC parameters have already been measured and are within specification.

In some cases, certain AC tests are redundant since they can be shown to be predicted by other tests that have already been performed. In these cases, the redundant tests are not performed.

9. Output Short-Circuit Current Testing

When performing I_{OS} tests on devices containing RAM or registers, great care must be taken that undershoot caused by grounding the high-state output does not trigger parasitic elements which in turn cause the device to change state. In order to avoid this effect, it is common to make the measurement at a voltage (V_{output}) that is slightly above ground. The V_{CC} is raised by the same amount so that the result (as. confirmed by Ohm's law and precise bench testing) is identical to the $V_{OUT} = 0$, $V_{CC} = Max$. case.

SWITCHING WAVEFORMS KEY TO SWITCHING WAVEFORMS



SWITCHING WAVEFORMS (Cont'd.) 3.0 V INPUTS 3.0 V CLOCK TO OUTPUT CLOCK DELAY OUTPUT DELAY OUTPUTS WFR02990 CYCLE 2 CLOCK HOLD RESET - (Note 1) INTR · 🚱 ÎNTA -43 4 YON YOFF YON (Note 2) VECT OFF VECTON INT-VECT BUFFER VECTOFF **3** B+2 B+1 В A-1 A ADDRESS REGISTER (Note 3) B+2 B+1 INTERRUPT RETURN ADDRESS REGISTER (Note 3) A+1 A-1 WF025100 Interrupt Timing

Notes: 1. Interrupt Request comes from an interrupt-controller register. If reflects the CP † to INTR time of the interrupt controller.

- 2. During Cycle 2, there may be contention on the Y-bus if the Y-bus is turned ON before the INT-VECT buffer is turned OFF.
- 3. Refer to Figures 4 and 5 for definition of A and B.

